/external/vixl/src/aarch32/ |
D | operands-aarch32.cc | 56 if ((operand.GetShift().IsLSL() || operand.GetShift().IsROR()) && in operator <<() 60 if (operand.GetShift().IsRRX()) { in operator <<() 63 return os << operand.GetBaseRegister() << ", " << operand.GetShift() << " #" in operator <<() 67 return os << operand.GetBaseRegister() << ", " << operand.GetShift() << " " in operator <<() 537 << ImmediateShiftOperand(operand.GetShift(), operand.GetShiftAmount()); in operator <<()
|
D | assembler-aarch32.cc | 1953 Shift shift = operand.GetShift(); in adc() 1979 Shift shift = operand.GetShift(); in adc() 2041 Shift shift = operand.GetShift(); in adcs() 2067 Shift shift = operand.GetShift(); in adcs() 2240 Shift shift = operand.GetShift(); in add() 2284 Shift shift = operand.GetShift(); in add() 2409 Shift shift = operand.GetShift(); in adds() 2453 Shift shift = operand.GetShift(); in adds() 2725 Shift shift = operand.GetShift(); in and_() 2751 Shift shift = operand.GetShift(); in and_() [all …]
|
D | operands-aarch32.h | 185 Shift GetShift() const { in GetShift() function 823 Shift GetShift() const { return shift_; } in GetShift() function
|
D | disasm-aarch32.h | 427 if ((operand.GetShift().IsLSL() || operand.GetShift().IsROR()) && 431 if (operand.GetShift().IsRRX()) { 434 return *this << operand.GetBaseRegister() << ", " << operand.GetShift() 438 return *this << operand.GetBaseRegister() << ", " << operand.GetShift() 482 << ImmediateShiftOperand(operand.GetShift(),
|
D | macro-assembler-aarch32.cc | 703 switch (operand.GetShift().GetType()) { in Delegate() 821 switch (operand.GetShift().GetType()) { in Delegate() 1017 switch (operand.GetShift().GetType()) { in Delegate()
|
D | disasm-aarch32.cc | 18206 shift_operand.GetShift().IsLSL() && in DecodeT32() 18272 shift_operand.GetShift().IsLSL() && in DecodeT32() 18451 (shift_operand.GetShift().IsLSL() && in DecodeT32() 18533 shift_operand.GetShift().IsLSL() && in DecodeT32() 18603 shift_operand.GetShift().IsLSL() && in DecodeT32() 18723 if (shift_operand.GetShift().IsLSL() && in DecodeT32() 18789 shift_operand.GetShift().IsLSL() && in DecodeT32() 18859 shift_operand.GetShift().IsLSL() && in DecodeT32() 19107 shift_operand.GetShift().IsLSL() && in DecodeT32() 19177 shift_operand.GetShift().IsLSL() && in DecodeT32() [all …]
|
D | macro-assembler-aarch32.h | 2472 (operand.GetShift().Is(LSL) || operand.GetShift().Is(LSR) || in Mov() 2473 operand.GetShift().Is(ASR))) || in Mov() 2480 (operand.GetShift().Is(LSL) || operand.GetShift().Is(LSR) || in Mov() 2481 operand.GetShift().Is(ASR) || operand.GetShift().Is(ROR)) && in Mov() 2508 ((operand.GetShift().IsLSR() || operand.GetShift().IsASR()))) || in Mov() 2510 operand.GetShift().IsLSL()))) || in Mov() 2514 (operand.GetShift().IsLSL() || operand.GetShift().IsLSR() || in Mov() 2515 operand.GetShift().IsASR() || operand.GetShift().IsROR())) || in Mov()
|
D | instructions-aarch32.h | 1058 const Shift& GetShift() const { return *this; } in GetShift() function
|
/external/vixl/src/aarch64/ |
D | operands-aarch64.h | 785 Shift GetShift() const { in GetShift() function 789 VIXL_DEPRECATED("GetShift", Shift shift() const) { return GetShift(); } 850 Shift GetShift() const { return shift_; } in GetShift() function 851 VIXL_DEPRECATED("GetShift", Shift shift() const) { return GetShift(); }
|
D | macro-assembler-aarch64.cc | 932 operand.GetShift(), in Mov() 1665 Shift shift = mem_op.GetShift(); in ComputeAddress() 1696 (operand.IsShiftedRegister() && (operand.GetShift() == ROR))) { in AddSubMacro() 1785 (operand.IsShiftedRegister() && (operand.GetShift() == ROR))) { in AddSubWithCarryMacro() 1793 VIXL_ASSERT(operand.GetShift() != ROR); in AddSubWithCarryMacro() 1801 operand.GetShift(), in AddSubWithCarryMacro()
|
D | operands-aarch64.cc | 446 shift_ = offset.GetShift(); in MemOperand()
|
D | assembler-aarch64.cc | 3953 VIXL_ASSERT(operand.GetShift() != ROR); in AddSub() 4227 Emit(SF(rd) | op | Flags(S) | ShiftDP(operand.GetShift()) | in DataProcShiftedRegister() 4281 Shift shift = addr.GetShift(); in LoadStoreMemOperand()
|
D | simulator-aarch64.cc | 460 if (mem_op.GetShift() != NO_SHIFT) { in ComputeMemOperandAddress() 461 offset = ShiftOperand(kXRegSize, offset, mem_op.GetShift(), shift_amount); in ComputeMemOperandAddress()
|
/external/vixl/test/aarch32/ |
D | test-simulator-cond-rd-memop-immediate-8192-a32.cc | 3447 memop.GetShift(), in TestHelper() 3490 memop.GetShift(), in TestHelper()
|
D | test-simulator-cond-rd-memop-immediate-512-a32.cc | 3447 memop.GetShift(), in TestHelper() 3490 memop.GetShift(), in TestHelper()
|
D | test-simulator-cond-rd-memop-rs-a32.cc | 3460 memop.GetShift(), in TestHelper() 3504 memop.GetShift(), in TestHelper()
|
D | test-simulator-cond-rd-memop-rs-shift-amount-1to32-a32.cc | 3456 memop.GetShift(), in TestHelper() 3500 memop.GetShift(), in TestHelper()
|
D | test-simulator-cond-rd-memop-rs-shift-amount-1to31-a32.cc | 3456 memop.GetShift(), in TestHelper() 3500 memop.GetShift(), in TestHelper()
|
/external/llvm/lib/Target/X86/ |
D | X86ISelLowering.cpp | 20970 auto GetShift = [&](unsigned OpCode, SDValue V, int Shifter) { in LowerVectorCTPOPBitmath() local 20991 DAG.getBitcast(VT, GetShift(ISD::SRL, DAG.getBitcast(SrlVT, V), 1)); in LowerVectorCTPOPBitmath() 20997 Srl = DAG.getBitcast(VT, GetShift(ISD::SRL, DAG.getBitcast(SrlVT, V), 2)); in LowerVectorCTPOPBitmath() 21002 Srl = DAG.getBitcast(VT, GetShift(ISD::SRL, DAG.getBitcast(SrlVT, V), 4)); in LowerVectorCTPOPBitmath()
|