Home
last modified time | relevance | path

Searched refs:Iend_LE (Results 1 – 19 of 19) sorted by relevance

/external/valgrind/VEX/priv/
Dguest_mips_defs.h98 #define MIPS_IEND Iend_LE
Dir_defs.c1355 vex_printf( "LD%s:", e->Iex.Load.end==Iend_LE ? "le" : "be" ); in ppIRExpr()
1459 vex_printf(" = CAS%s(", cas->end==Iend_LE ? "le" : "be" ); in ppIRCAS()
1490 vex_printf(") { ST%s(", sg->end==Iend_LE ? "le" : "be"); in ppIRStoreG()
1519 vex_printf("(LD%s(", lg->end==Iend_LE ? "le" : "be"); in ppIRLoadG()
1605 vex_printf( "ST%s(", s->Ist.Store.end==Iend_LE ? "le" : "be" ); in ppIRStmt()
1623 s->Ist.LLSC.end==Iend_LE ? "le" : "be"); in ppIRStmt()
1629 s->Ist.LLSC.end==Iend_LE ? "le" : "be"); in ppIRStmt()
1887 vassert(end == Iend_LE || end == Iend_BE); in IRExpr_Load()
2183 vassert(end == Iend_LE || end == Iend_BE); in IRStmt_Store()
2191 vassert(end == Iend_LE || end == Iend_BE); in IRStmt_StoreG()
[all …]
Dhost_x86_isel.c871 if (e->Iex.Load.end != Iend_LE) in iselIntExpr_R_wrk()
1179 IRExpr_Load(Iend_LE,Ity_I8,bind(0))) ); in iselIntExpr_R_wrk()
1193 IRExpr_Load(Iend_LE,Ity_I8,bind(0))) ); in iselIntExpr_R_wrk()
1207 IRExpr_Load(Iend_LE,Ity_I16,bind(0))) ); in iselIntExpr_R_wrk()
1669 && e->Iex.Load.end == Iend_LE) { in iselIntExpr_RMI_wrk()
2123 if (e->tag == Iex_Load && e->Iex.Load.end == Iend_LE) { in iselInt64Expr_wrk()
2897 if (e->tag == Iex_Load && e->Iex.Load.end == Iend_LE) { in iselFltExpr_wrk()
3040 if (e->tag == Iex_Load && e->Iex.Load.end == Iend_LE) { in iselDblExpr_wrk()
3299 if (e->tag == Iex_Load && e->Iex.Load.end == Iend_LE) { in iselVecExpr_wrk()
3320 IRExpr_Load(Iend_LE,Ity_I64,bind(0)))); in iselVecExpr_wrk()
[all …]
Dhost_ppc_isel.c2149 if (IEndianess == Iend_LE) in iselWordExpr_R_wrk()
2181 if (IEndianess == Iend_LE) { in iselWordExpr_R_wrk()
2295 if (IEndianess == Iend_LE) { in iselWordExpr_R_wrk()
2332 if (IEndianess == Iend_LE) { in iselWordExpr_R_wrk()
2379 if (IEndianess == Iend_LE) { in iselWordExpr_R_wrk()
3814 if (IEndianess == Iend_LE) { in iselInt64Expr_wrk()
3862 if (IEndianess == Iend_LE) { in iselInt64Expr_wrk()
4237 if (IEndianess == Iend_LE) in iselDblExpr_wrk()
4356 if (IEndianess == Iend_LE) { in iselDblExpr_wrk()
5436 if (IEndianess == Iend_LE) in iselVecExpr_wrk()
[all …]
Dhost_amd64_isel.c942 if (e->Iex.Load.end != Iend_LE) in iselIntExpr_R_wrk()
1396 IRExpr_Load(Iend_LE,Ity_I8,bind(0))) ); in iselIntExpr_R_wrk()
1409 IRExpr_Load(Iend_LE,Ity_I16,bind(0))) ); in iselIntExpr_R_wrk()
2079 && e->Iex.Load.end == Iend_LE) { in iselIntExpr_RMI_wrk()
2574 if (e->tag == Iex_Load && e->Iex.Load.end == Iend_LE) { in iselFltExpr_wrk()
2789 if (e->tag == Iex_Load && e->Iex.Load.end == Iend_LE) { in iselDblExpr_wrk()
3145 if (e->tag == Iex_Load && e->Iex.Load.end == Iend_LE) { in iselVecExpr_wrk()
4296 if (lg->end != Iend_LE) in iselStmt()
4336 if (sg->end != Iend_LE) in iselStmt()
4370 if (tya != Ity_I64 || end != Iend_LE) in iselStmt()
Dhost_arm_isel.c1345 if (e->Iex.Load.end != Iend_LE) in iselIntExpr_R_wrk()
2107 if (e->tag == Iex_Load && e->Iex.Load.end == Iend_LE) { in iselInt64Expr_wrk()
2353 if (e->tag == Iex_Load && e->Iex.Load.end == Iend_LE) { in iselNeon64Expr_wrk()
5530 if (e->tag == Iex_Load && e->Iex.Load.end == Iend_LE) { in iselDblExpr_wrk()
5717 if (e->tag == Iex_Load && e->Iex.Load.end == Iend_LE) { in iselFltExpr_wrk()
5879 if (tya != Ity_I32 || end != Iend_LE) in iselStmt()
5948 if (tya != Ity_I32 || end != Iend_LE) in iselStmt()
5983 if (tya != Ity_I32 || end != Iend_LE) in iselStmt()
Dguest_arm_toIR.c323 return IRExpr_Load(Iend_LE, ty, addr); in loadLE()
339 stmt( IRStmt_Store(Iend_LE, addr, data) ); in storeLE()
348 stmt( IRStmt_StoreG(Iend_LE, addr, data, in storeGuardedLE()
380 stmt( IRStmt_LoadG(Iend_LE, cvt, dst, addr, alt, in loadGuardedLE()
13419 stmt( IRStmt_LLSC(Iend_LE, res, ea, NULL/*this is a load*/) ); in decode_V8_instruction()
13465 stmt( IRStmt_LLSC(Iend_LE, resSC1, ea, mkexpr(data)) ); in decode_V8_instruction()
16176 vex_inject_ir(irsb, Iend_LE); in disInstr_ARM_WRK()
17549 stmt( IRStmt_LLSC(Iend_LE, tOld, mkexpr(tRn), in disInstr_ARM_WRK()
17551 stmt( IRStmt_LLSC(Iend_LE, tSC1, mkexpr(tRn), in disInstr_ARM_WRK()
17556 stmt( IRStmt_LLSC(Iend_LE, tOld, mkexpr(tRn), in disInstr_ARM_WRK()
[all …]
Dhost_arm64_isel.c1487 if (e->Iex.Load.end != Iend_LE) in iselIntExpr_R_wrk()
3052 if (e->tag == Iex_Load && e->Iex.Load.end == Iend_LE) { in iselDblExpr_wrk()
3239 if (e->tag == Iex_Load && e->Iex.Load.end == Iend_LE) { in iselFltExpr_wrk()
3559 if (tya != Ity_I64 || end != Iend_LE) in iselStmt()
Dguest_x86_toIR.c640 stmt( IRStmt_Store(Iend_LE, addr, data) ); in storeLE()
702 return IRExpr_Load(Iend_LE, ty, addr); in loadLE()
762 cas = mkIRCAS( IRTemp_INVALID, oldTmp, Iend_LE, addr, in casLE()
6711 mkIRCAS( IRTemp_INVALID, dest, Iend_LE, mkexpr(addr), in dis_cmpxchg_G_E()
8176 vex_inject_ir(irsb, Iend_LE); in disInstr_X86_WRK()
14832 Iend_LE, mkexpr(addr), in disInstr_X86_WRK()
Dguest_arm64_toIR.c293 return IRExpr_Load(Iend_LE, ty, addr); in loadLE()
309 stmt( IRStmt_Store(Iend_LE, addr, data) ); in storeLE()
6523 stmt(IRStmt_LLSC(Iend_LE, res, mkexpr(ea), NULL/*LL*/)); in dis_ARM64_load_store()
6580 Iend_LE, mkexpr(ea), in dis_ARM64_load_store()
6595 stmt(IRStmt_LLSC(Iend_LE, res, mkexpr(ea), data)); in dis_ARM64_load_store()
14523 vex_inject_ir(irsb, Iend_LE); in disInstr_ARM64_WRK()
Dguest_amd64_toIR.c299 stmt( IRStmt_Store(Iend_LE, addr, data) ); in storeLE()
304 return IRExpr_Load(Iend_LE, ty, addr); in loadLE()
1632 cas = mkIRCAS( IRTemp_INVALID, oldTmp, Iend_LE, addr, in casLE()
8559 mkIRCAS( IRTemp_INVALID, dest, Iend_LE, mkexpr(addr), in dis_cmpxchg_G_E()
11815 Iend_LE, in gen_XSAVE_SEQUENCE()
11833 Iend_LE, in gen_XSAVE_SEQUENCE()
12063 stmt( IRStmt_LoadG(Iend_LE, in gen_XRSTOR_SEQUENCE()
12093 stmt( IRStmt_LoadG(Iend_LE, in gen_XRSTOR_SEQUENCE()
22370 Iend_LE, mkexpr(addr), in dis_ESC_0F()
27907 Iend_LE, laneIs32 ? ILGop_Ident32 : ILGop_Ident64, in dis_VMASKMOV()
[all …]
Dguest_mips_toIR.c907 load1 = IRExpr_Load(Iend_LE, ty, addr); in load()
928 stmt(IRStmt_Store(Iend_LE, addr, data)); in store()
2244 Iend_LE, mkexpr(op1addr), in mips_load_store32()
2268 Iend_LE, mkexpr(op1addr), in mips_load_store64()
12222 vex_inject_ir(irsb, Iend_LE); in disInstr_MIPS_WRK()
Dhost_mips_isel.c806 if (e->Iex.Load.end != Iend_LE in iselWordExpr_R_wrk()
Dguest_ppc_toIR.c615 stmt( IRStmt_Store(Iend_LE, addr, data) ); in store()
678 return IRExpr_Load(Iend_LE, ty, addr); in load()
687 return IRStmt_LLSC(Iend_LE, result, addr, storedata); in stmt_load()
27900 vex_inject_ir(irsb, Iend_LE); in disInstr_PPC_WRK()
/external/valgrind/memcheck/
Dmc_translate.c4708 tl_assert(end == Iend_LE || end == Iend_BE); in expr2vbits_Load_WRK()
4722 if (end == Iend_LE) { in expr2vbits_Load_WRK()
4842 tl_assert(end == Iend_LE || end == Iend_BE); in expr2vbits_Load()
5112 tl_assert( end == Iend_LE || end == Iend_BE ); in do_shadow_Store()
5158 if (end == Iend_LE) { in do_shadow_Store()
5210 if (end == Iend_LE) { in do_shadow_Store()
5277 if (end == Iend_LE) { in do_shadow_Store()
5375 end = Iend_LE; in do_shadow_Dirty()
5997 if (cas->end == Iend_LE) { in do_shadow_CAS_double()
/external/valgrind/VEX/pub/
Dlibvex_ir.h256 Iend_LE=0x1200, /* little endian */ enumerator
/external/valgrind/exp-dhat/
Ddh_main.c777 # define END Iend_LE in add_counter_update()
/external/valgrind/massif/
Dms_main.c1659 # define END Iend_LE in add_counter_update()
/external/valgrind/callgrind/
Dmain.c832 # define CLGEndness Iend_LE