| /external/vixl/examples/aarch64/ |
| D | simulated-runtime-calls.cc | 66 __ Lsl(w0, w0, 2); in GenerateRuntimeCallExamples() local
|
| /external/swiftshader/third_party/subzero/src/DartARM32/ |
| D | assembler_arm.h | 1049 void Lsl(Register rd, Register rm, const Operand& shift_imm,
1052 void Lsl(Register rd, Register rm, Register rs, Condition cond = AL);
1081 Lsl(reg, reg, Operand(kSmiTagSize), cond);
1085 Lsl(dst, src, Operand(kSmiTagSize), cond);
|
| D | assembler_arm.cc | 2602 void Assembler::Lsl(Register rd, Register rm, const Operand& shift_imm,
2610 void Assembler::Lsl(Register rd, Register rm, Register rs, Condition cond) {
|
| /external/vixl/test/aarch32/ |
| D | test-disasm-a32.cc | 3437 COMPARE_T32(Lsl(eq, r0, r1, 16), in TEST()
3441 COMPARE_T32(Lsl(eq, r0, r1, 0), in TEST()
3446 COMPARE_T32(Lsl(eq, r0, r1, 32), in TEST()
3452 COMPARE_T32(Lsl(eq, r7, r7, r3), in TEST()
3456 COMPARE_T32(Lsl(eq, r8, r8, r3), in TEST()
4049 CHECK_T32_16(Lsl(DontCare, r0, r1, 31), "lsls r0, r1, #31\n"); in TEST()
4051 CHECK_T32_16_IT_BLOCK(Lsl(DontCare, eq, r0, r1, 31), in TEST()
4055 CHECK_T32_16(Lsl(DontCare, r0, r0, r1), "lsls r0, r1\n"); in TEST()
4057 CHECK_T32_16_IT_BLOCK(Lsl(DontCare, eq, r0, r0, r1), in TEST()
|
| D | test-simulator-cond-rd-rn-operand-rm-a32.cc | 144 M(Lsl) \
|
| D | test-simulator-cond-rd-rn-operand-rm-t32.cc | 144 M(Lsl) \
|
| D | test-assembler-aarch32.cc | 783 __ Lsl(r3, r1, 4); in TEST() local
807 __ Lsl(r3, r1, r9); in TEST() local
2795 __ Lsl(r4, r3, 28); in TEST() local
|
| /external/v8/src/arm64/ |
| D | macro-assembler-arm64-inl.h | 901 void MacroAssembler::Lsl(const Register& rd, in Lsl() function
910 void MacroAssembler::Lsl(const Register& rd, in Lsl() function
1300 Lsl(dst, src, kSmiShift); in SmiTag()
|
| D | macro-assembler-arm64.h | 486 inline void Lsl(const Register& rd, const Register& rn, unsigned shift);
487 inline void Lsl(const Register& rd, const Register& rn, const Register& rm);
|
| D | code-stubs-arm64.cc | 131 __ Lsl(result, mantissa, exponent); in Generate() local
1523 __ Lsl(previous_index_in_bytes, w1, string_encoding); in Generate()
1524 __ Lsl(length, length, string_encoding); in Generate()
1525 __ Lsl(sliced_string_offset, sliced_string_offset, string_encoding); in Generate()
|
| /external/swiftshader/third_party/subzero/src/ |
| D | IceInstARM32.h | 398 Lsl, enumerator
1009 using InstARM32Lsl = InstARM32ThreeAddrGPR<InstARM32::Lsl>;
|
| D | IceInstARM32.cpp | 3489 template class InstARM32ThreeAddrGPR<InstARM32::Lsl>;
|
| /external/v8/src/builtins/arm64/ |
| D | builtins-arm64.cc | 3147 __ Lsl(scratch2, argc_expected, kPointerSizeLog2); in Generate_ArgumentsAdaptorTrampoline() local
3189 __ Lsl(scratch2, argc_expected, kPointerSizeLog2); in Generate_ArgumentsAdaptorTrampoline() local
3190 __ Lsl(argc_actual, argc_actual, kPointerSizeLog2); in Generate_ArgumentsAdaptorTrampoline() local
|
| /external/v8/src/compiler/arm64/ |
| D | code-generator-arm64.cc | 1121 ASSEMBLE_SHIFT(Lsl, 64); in AssembleArchInstruction()
1124 ASSEMBLE_SHIFT(Lsl, 32); in AssembleArchInstruction()
|
| /external/v8/src/crankshaft/arm64/ |
| D | lithium-codegen-arm64.cc | 3993 __ Lsl(result, left, right_log2); in DoMulConstIS() local
4490 case Token::SHL: __ Lsl(result, left, right); break; in DoShiftI() local
4513 case Token::SHL: __ Lsl(result, left, shift_count); break; in DoShiftI() local
4551 __ Lsl(result, left, result); in DoShiftS() local
4584 __ Lsl(result, left, shift_count); in DoShiftS() local
|
| /external/vixl/src/aarch64/ |
| D | macro-assembler-aarch64.h | 1602 void Lsl(const Register& rd, const Register& rn, unsigned shift) { in Lsl() function
1609 void Lsl(const Register& rd, const Register& rn, const Register& rm) { in Lsl() function
|
| /external/vixl/test/aarch64/ |
| D | test-assembler-aarch64.cc | 9449 __ Lsl(x16, x0, x1); in TEST() local
9450 __ Lsl(x17, x0, x2); in TEST() local
9451 __ Lsl(x18, x0, x3); in TEST() local
9452 __ Lsl(x19, x0, x4); in TEST() local
9453 __ Lsl(x20, x0, x5); in TEST() local
9454 __ Lsl(x21, x0, x6); in TEST() local
9456 __ Lsl(w22, w0, w1); in TEST() local
9457 __ Lsl(w23, w0, w2); in TEST() local
9458 __ Lsl(w24, w0, w3); in TEST() local
9459 __ Lsl(w25, w0, w4); in TEST() local
[all …]
|
| /external/vixl/src/aarch32/ |
| D | macro-assembler-aarch32.h | 2251 void Lsl(Condition cond, Register rd, Register rm, const Operand& operand) { in Lsl() function
2268 void Lsl(Register rd, Register rm, const Operand& operand) { in Lsl() function
2269 Lsl(al, rd, rm, operand); in Lsl()
2271 void Lsl(FlagsUpdate flags, in Lsl() function
2278 Lsl(cond, rd, rm, operand); in Lsl()
2292 Lsl(cond, rd, rm, operand); in Lsl()
2297 void Lsl(FlagsUpdate flags, in Lsl() function
2301 Lsl(flags, al, rd, rm, operand); in Lsl()
|
| /external/v8/src/full-codegen/arm64/ |
| D | full-codegen-arm64.cc | 1541 __ Lsl(result, left, right); in EmitInlineSmiBinaryOp() local
|
| /external/trappy/doc/ |
| D | Plotter.ipynb | 399 …\n4Nt7kpKSwqpVq/jXv/4FQPv27UlMTDztMWdav1OnTuXnn3/mxx9/ZNmyZXz//fdMnz69yBpP/Lsl\nS5Z439/58+fz4osv8s…
|