Home
last modified time | relevance | path

Searched refs:MachineScheduler (Results 1 – 9 of 9) sorted by relevance

/external/llvm/lib/CodeGen/
DMachineScheduler.cpp124 class MachineScheduler : public MachineSchedulerBase { class
126 MachineScheduler();
154 char MachineScheduler::ID = 0;
156 char &llvm::MachineSchedulerID = MachineScheduler::ID;
158 INITIALIZE_PASS_BEGIN(MachineScheduler, "machine-scheduler",
163 INITIALIZE_PASS_END(MachineScheduler, "machine-scheduler", in INITIALIZE_PASS_DEPENDENCY()
166 MachineScheduler::MachineScheduler() in INITIALIZE_PASS_DEPENDENCY()
171 void MachineScheduler::getAnalysisUsage(AnalysisUsage &AU) const { in getAnalysisUsage()
283 ScheduleDAGInstrs *MachineScheduler::createMachineScheduler() { in createMachineScheduler()
327 bool MachineScheduler::runOnMachineFunction(MachineFunction &mf) { in runOnMachineFunction()
DCMakeLists.txt76 MachineScheduler.cpp
/external/llvm/test/CodeGen/X86/
Dmisched-new.ll9 ; Interesting MachineScheduler cases.
D2012-11-30-misched-dbg.ll4 ; Test MachineScheduler handling of DBG_VALUE.
Dmisched-matmul.ll4 ; Verify that register pressure heuristics are working in MachineScheduler.
/external/llvm/lib/Target/WebAssembly/
DREADME.txt133 coloring. Consider experimenting with the MachineScheduler (enable via
/external/llvm/lib/Target/AArch64/
DAArch64SchedA53.td16 // This works with MachineScheduler. See MCSchedModel.h for details.
/external/llvm/lib/Target/ARM/
DARMScheduleSwift.td16 // required until SD and PostRA schedulers are replaced by MachineScheduler.
DARMScheduleA9.td16 // required until SD and PostRA schedulers are replaced by MachineScheduler.
1880 // This works with MachineScheduler and will eventually replace itineraries.