Searched refs:OP_QUADON (Results 1 – 12 of 12) sorted by relevance
| /external/mesa3d/src/gallium/drivers/nouveau/codegen/ |
| D | nv50_ir_target_gm107.cpp | 251 case OP_QUADON: in getLatency()
|
| D | nv50_ir_target_nv50.cpp | 130 OP_QUADON, OP_QUADPOP, OP_TEXBAR, OP_SUSTB, OP_SUSTP, OP_SUREDP, in initOpInfo()
135 OP_CALL, OP_PREBREAK, OP_PRERET, OP_QUADON, OP_QUADPOP, OP_JOINAT, in initOpInfo()
|
| D | nv50_ir_target_nvc0.cpp | 177 OP_QUADON, OP_QUADPOP, OP_TEXBAR, OP_SUSTB, OP_SUSTP, OP_SUREDP, in initOpInfo()
183 OP_CALL, OP_PRERET, OP_QUADON, OP_QUADPOP, in initOpInfo()
|
| D | nv50_ir_lowering_gm107.cpp | 121 bld.mkOp(OP_QUADON, TYPE_NONE, NULL); in handleManualTXD()
|
| D | nv50_ir_build_util.h | 266 op == OP_QUADON || op == OP_QUADPOP || in mkOp()
|
| D | nv50_ir_emit_nv50.cpp | 2012 case OP_QUADON: in emitInstruction()
2152 insn->op == OP_QUADON || in trySetExitModifier()
|
| D | nv50_ir.h | 145 OP_QUADON, enumerator
|
| D | nv50_ir_emit_gk110.cpp | 1480 case OP_QUADON: code[1] = 0x1b800000; mask = 0; break; in emitFlow()
2556 case OP_QUADON: in emitInstruction()
|
| D | nv50_ir_emit_nvc0.cpp | 1447 case OP_QUADON: code[1] = 0xc0000000; mask = 0; break; in emitFlow()
2775 case OP_QUADON: in emitInstruction()
|
| D | nv50_ir_emit_gm107.cpp | 3087 case OP_QUADON: in emitInstruction()
3743 if (insn->op == OP_QUADON || in setDelay()
|
| D | nv50_ir_lowering_nv50.cpp | 960 bld.mkOp(OP_QUADON, TYPE_NONE, NULL); in handleTXD()
|
| D | nv50_ir_lowering_nvc0.cpp | 975 bld.mkOp(OP_QUADON, TYPE_NONE, NULL); in handleManualTXD()
|