Searched refs:OP_RSQ (Results 1 – 13 of 13) sorted by relevance
| /external/mesa3d/src/gallium/drivers/nouveau/codegen/ |
| D | nv50_ir_target_gm107.cpp | 126 case OP_RSQ: in isBarrierRequired()
254 case OP_RSQ: in getLatency()
281 case OP_RSQ: in getReadLatency()
|
| D | nv50_ir_target_nv50.cpp | 105 { OP_RSQ, 0x1, 0x1, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0 },
540 case OP_RSQ: in getThroughput()
|
| D | nv50_ir_target_nvc0.cpp | 131 { OP_RSQ, 0x1, 0x1, 0x0, 0x8, 0x0, 0x0 },
584 case OP_RSQ: in getThroughput()
|
| D | nv50_ir_print.cpp | 607 case OP_RSQ: in print()
|
| D | nv50_ir.h | 83 OP_RSQ, enumerator
|
| D | nv50_ir_lowering_nvc0.cpp | 174 case OP_RSQ: in visit()
2564 bld.mkOp1(OP_RSQ, i->dType, dst, i->getSrc(0)); in handleSQRT()
2572 i->op = OP_RSQ; in handleSQRT()
|
| D | nv50_ir_emit_nvc0.cpp | 2699 case OP_RSQ: in emitInstruction()
2899 if (i->op != OP_RSQ) in getMinEncodingSize()
|
| D | nv50_ir_emit_gm107.cpp | 1365 case OP_RSQ: mufu = 5 + 2 * insn->subOp; break; in emitMUFU()
3228 case OP_RSQ: in emitInstruction()
|
| D | nv50_ir_emit_nv50.cpp | 1957 case OP_RSQ: in emitInstruction()
|
| D | nv50_ir_lowering_nv50.cpp | 1241 i->op = OP_RSQ; in handleSQRT()
|
| D | nv50_ir_peephole.cpp | 816 case OP_RSQ: res.data.f32 = 1.0f / sqrtf(imm.reg.data.f32); break; in unary()
1357 case OP_RSQ: in opnd()
|
| D | nv50_ir_emit_gk110.cpp | 2504 case OP_RSQ: in emitInstruction()
|
| D | nv50_ir_from_tgsi.cpp | 3069 mkOp1(OP_RSQ, TYPE_F32, val0, val0); in handleInstruction()
|