Home
last modified time | relevance | path

Searched refs:R600InstrInfo (Results 1 – 18 of 18) sorted by relevance

/external/llvm/lib/Target/AMDGPU/
DR600InstrInfo.cpp31 R600InstrInfo::R600InstrInfo(const R600Subtarget &ST) in R600InstrInfo() function in R600InstrInfo
34 bool R600InstrInfo::isTrig(const MachineInstr &MI) const { in isTrig()
38 bool R600InstrInfo::isVector(const MachineInstr &MI) const { in isVector()
42 void R600InstrInfo::copyPhysReg(MachineBasicBlock &MBB, in copyPhysReg()
77 bool R600InstrInfo::isLegalToSplitMBBAt(MachineBasicBlock &MBB, in isLegalToSplitMBBAt()
88 bool R600InstrInfo::isMov(unsigned Opcode) const { in isMov()
102 bool R600InstrInfo::isPlaceHolderOpcode(unsigned Opcode) const { in isPlaceHolderOpcode()
110 bool R600InstrInfo::isReductionOp(unsigned Opcode) const { in isReductionOp()
114 bool R600InstrInfo::isCubeOp(unsigned Opcode) const { in isCubeOp()
125 bool R600InstrInfo::isALUInstr(unsigned Opcode) const { in isALUInstr()
[all …]
DR600InstrInfo.h29 class R600InstrInfo final : public AMDGPUInstrInfo {
59 explicit R600InstrInfo(const R600Subtarget &);
120 const std::vector<R600InstrInfo::BankSwizzle> &Swz,
122 R600InstrInfo::BankSwizzle TransSwz) const;
126 std::vector<R600InstrInfo::BankSwizzle> &SwzCandidate,
128 R600InstrInfo::BankSwizzle TransSwz) const;
DR600MachineScheduler.h24 class R600InstrInfo; variable
29 const R600InstrInfo *TII;
DR600Packetizer.cpp60 const R600InstrInfo *TII;
231 std::vector<R600InstrInfo::BankSwizzle> &BS, in isBundlableWithCurrentPMI()
299 std::vector<R600InstrInfo::BankSwizzle> BS; in addToPacket()
330 const R600InstrInfo *TII = ST.getInstrInfo(); in runOnMachineFunction()
DAMDGPUSubtarget.h296 R600InstrInfo InstrInfo;
304 const R600InstrInfo *getInstrInfo() const override { in getInstrInfo()
DR600RegisterInfo.cpp32 const R600InstrInfo *TII = ST.getInstrInfo(); in getReservedRegs()
DCMakeLists.txt57 R600InstrInfo.cpp
DR600ISelLowering.h22 class R600InstrInfo; variable
DR600ClauseMergePass.cpp48 const R600InstrInfo *TII;
DR600EmitClauseMarkers.cpp38 const R600InstrInfo *TII;
DR600Instructions.td91 // R600Defines.h, R600InstrInfo::buildDefaultInstruction(),
92 // and R600InstrInfo::getOperandIdx().
133 // R600InstrInfo::buildDefaultInstruction(), and R600InstrInfo::getOperandIdx().
173 // R600InstrInfo::buildDefaultInstruction(), and
174 // R600InstrInfo::getOperandIdx().
DR600ExpandSpecialInstrs.cpp34 const R600InstrInfo *TII;
DAMDGPUISelDAGToDAG.cpp32 class R600InstrInfo;
72 const R600InstrInfo *TII);
73 bool FoldOperands(unsigned, const R600InstrInfo *, std::vector<SDValue> &);
74 bool FoldDotOperands(unsigned, const R600InstrInfo *, std::vector<SDValue> &);
DR600MachineScheduler.cpp31 TII = static_cast<const R600InstrInfo*>(DAG->TII); in initialize()
DR600OptimizeVectorRegisters.cpp89 const R600InstrInfo *TII;
DR600ControlFlowFinalizer.cpp220 const R600InstrInfo *TII;
DR600ISelLowering.cpp216 const R600InstrInfo *TII = getSubtarget()->getInstrInfo(); in EmitInstrWithCustomInserter()
2173 const R600InstrInfo *TII = getSubtarget()->getInstrInfo(); in FoldOperand()
2304 const R600InstrInfo *TII = getSubtarget()->getInstrInfo(); in PostISelFolding()
DAMDILCFGStructurizer.cpp185 const R600InstrInfo *TII;