/external/vixl/test/aarch64/ |
D | test-trace-aarch64.cc | 619 __ abs(v16.V4S(), v1.V4S()); in GenerateTestSequenceNEON() 627 __ add(v25.V4S(), v28.V4S(), v29.V4S()); in GenerateTestSequenceNEON() 631 __ addhn(v10.V4H(), v30.V4S(), v26.V4S()); in GenerateTestSequenceNEON() 634 __ addhn2(v0.V4S(), v2.V2D(), v17.V2D()); in GenerateTestSequenceNEON() 635 __ addhn2(v31.V8H(), v7.V4S(), v17.V4S()); in GenerateTestSequenceNEON() 641 __ addp(v30.V4S(), v26.V4S(), v24.V4S()); in GenerateTestSequenceNEON() 648 __ addv(s14, v27.V4S()); in GenerateTestSequenceNEON() 654 __ bic(v29.V4S(), 0xac); in GenerateTestSequenceNEON() 666 __ cls(v27.V4S(), v10.V4S()); in GenerateTestSequenceNEON() 672 __ clz(v31.V4S(), v15.V4S()); in GenerateTestSequenceNEON() [all …]
|
D | test-disasm-aarch64.cc | 3089 V(V4S(), "4s") \ 3097 V(V4S(), "4s", V8H(), "8h") \ 3098 V(V2D(), "2d", V4S(), "4s") 3102 V(V4S(), "4s", V4H(), "4h") \ 3107 V(V4S(), "4s", V8H(), "8h") \ 3108 V(V2D(), "2d", V4S(), "4s") 3116 V(V4S(), "4s") 3122 V(V4S(), "4s") 3183 COMPARE_MACRO(Ld1(v16.V4S(), in TEST() 3184 v17.V4S(), in TEST() [all …]
|
D | test-assembler-aarch64.cc | 3286 __ Ld1(v16.V4S(), v17.V4S(), v18.V4S(), v19.V4S(), MemOperand(x17)); in TEST() 3331 __ Ld1(v16.V4S(), in TEST() 3332 v17.V4S(), in TEST() 3333 v18.V4S(), in TEST() 3334 v19.V4S(), in TEST() 3528 __ Ld2(v16.V4S(), v17.V4S(), MemOperand(x17)); in TEST() 3569 __ Ld2(v16.V4S(), v17.V4S(), MemOperand(x20, 32, PostIndex)); in TEST() 3795 __ Ld2r(v10.V4S(), v11.V4S(), MemOperand(x17)); in TEST() 3838 __ Ld2r(v10.V4S(), v11.V4S(), MemOperand(x17, 8, PostIndex)); in TEST() 3971 __ Ld3(v11.V4S(), v12.V4S(), v13.V4S(), MemOperand(x17)); in TEST() [all …]
|
/external/vixl/examples/aarch64/ |
D | neon-matrix-multiply.cc | 51 __ Fmul(v_out, v4.V4S(), v_in, 0); // e.g. (v0.V4S(), v4.V4S(), v8.S(), 0). in GenerateMultiplyColumn() 52 __ Fmla(v_out, v5.V4S(), v_in, 1); in GenerateMultiplyColumn() 53 __ Fmla(v_out, v6.V4S(), v_in, 2); in GenerateMultiplyColumn() 54 __ Fmla(v_out, v7.V4S(), v_in, 3); in GenerateMultiplyColumn() 70 __ Ld1(v4.V4S(), v5.V4S(), v6.V4S(), v7.V4S(), MemOperand(x1)); in GenerateNEONMatrixMultiply() 72 __ Ld1(v16.V4S(), v17.V4S(), v18.V4S(), v19.V4S(), MemOperand(x2)); in GenerateNEONMatrixMultiply() 89 __ St1(v0.V4S(), v1.V4S(), v2.V4S(), v3.V4S(), MemOperand(x0)); in GenerateNEONMatrixMultiply()
|
/external/honggfuzz/examples/apache-httpd/corpus_http1/ |
D | 767bcb3205359b4ce48c51c535e47057.00005e4d.honggfuzz.cov | 39 …�6�ձ�]��@�Q����\�P�9������/���9��� ��Ak�-d�9A�A˻�<I�����"��p���h��V4S�<����Z�u�Ũi�mо�…
|
D | b22034c2476e06e725a4d86d451191f2.000097a4.honggfuzz.cov | 216 …�6�ձ�]��@�Q����\�P�9������/���9��� ��Ak�-d�9A�A˻�<I�����"��p���h��V4S�<����Z�u�Ũi�mо�…
|
D | 28f95872af4c708ab464830ba44d14d0.0000e7ec.honggfuzz.cov | 258 …�6�ձ�]��@�Q����\�P�9������/���9��� ��Ak�-d�9A�A˻�<I�����"��p���h��V4S�<����Z�u�Ũi�mо�…
|
/external/honggfuzz/examples/apache-httpd/corpus_http2/ |
D | 767bcb3205359b4ce48c51c535e47057.00005e4d.honggfuzz.cov | 39 …�6�ձ�]��@�Q����\�P�9������/���9��� ��Ak�-d�9A�A˻�<I�����"��p���h��V4S�<����Z�u�Ũi�mо�…
|
D | b22034c2476e06e725a4d86d451191f2.000097a4.honggfuzz.cov | 216 …�6�ձ�]��@�Q����\�P�9������/���9��� ��Ak�-d�9A�A˻�<I�����"��p���h��V4S�<����Z�u�Ũi�mо�…
|
D | 28f95872af4c708ab464830ba44d14d0.0000e7ec.honggfuzz.cov | 258 …�6�ձ�]��@�Q����\�P�9������/���9��� ��Ak�-d�9A�A˻�<I�����"��p���h��V4S�<����Z�u�Ũi�mо�…
|
D | 7d303b2ded3a941ff4b5613855a94796.0000fd65.honggfuzz.cov | 298 …�6�ձ�]��@�Q����\�P�9������/���9��� ��Ak�-d�9A�A˻�<I�����"��p���h��V4S�<����Z�u�Ũi�mо�…
|
/external/vixl/src/aarch64/ |
D | operands-aarch64.h | 366 VRegister V4S() const { return VRegister(code_, kQRegSize, 4); } in V4S() function
|
D | macro-assembler-aarch64.cc | 1067 Movi32bitHelper(vd.Is64Bits() ? vd.V2S() : vd.V4S(), imm & 0xffffffff); in Movi64bitHelper()
|