/external/swiftshader/third_party/LLVM/lib/Target/CellSPU/ |
D | SPUISelDAGToDAG.cpp | 915 EVT VecVT = EVT::getVectorVT(*CurDAG->getContext(), in SelectSHLi64() local 923 VecOp0 = CurDAG->getMachineNode(TargetOpcode::COPY_TO_REGCLASS, dl, VecVT, in SelectSHLi64() 926 SelMask = CurDAG->getMachineNode(SPU::FSMBIv2i64, dl, VecVT, SelMaskVal); in SelectSHLi64() 927 ZeroFill = CurDAG->getMachineNode(SPU::ILv2i64, dl, VecVT, in SelectSHLi64() 929 VecOp0 = CurDAG->getMachineNode(SPU::SELBv2i64, dl, VecVT, in SelectSHLi64() 940 CurDAG->getMachineNode(SPU::SHLQBYIv2i64, dl, VecVT, in SelectSHLi64() 947 CurDAG->getMachineNode(SPU::SHLQBIIv2i64, dl, VecVT, in SelectSHLi64() 961 CurDAG->getMachineNode(SPU::SHLQBYv2i64, dl, VecVT, in SelectSHLi64() 964 CurDAG->getMachineNode(SPU::SHLQBIv2i64, dl, VecVT, in SelectSHLi64() 983 EVT VecVT = EVT::getVectorVT(*CurDAG->getContext(), in SelectSRLi64() local [all …]
|
D | SPUISelLowering.cpp | 1836 EVT VecVT = V1.getValueType(); in LowerVECTOR_SHUFFLE() local 1837 EVT EltVT = VecVT.getVectorElementType(); in LowerVECTOR_SHUFFLE() 1842 unsigned MaxElts = VecVT.getVectorNumElements(); in LowerVECTOR_SHUFFLE() 2086 EVT VecVT = N.getValueType(); in LowerEXTRACT_VECTOR_ELT() local 2087 if (!VecVT.isSimple() || !VecVT.isVector()) { in LowerEXTRACT_VECTOR_ELT() 2108 vecShift = DAG.getNode(SPUISD::SHL_BYTES, dl, VecVT, N, Elt); in LowerEXTRACT_VECTOR_ELT() 2149 DAG.getNode(SPUISD::SHUFB, dl, VecVT, in LowerEXTRACT_VECTOR_ELT() 2676 EVT VecVT = EVT::getVectorVT(*DAG.getContext(), in LowerTRUNCATE() local 2695 SDValue truncShuffle = DAG.getNode(SPUISD::SHUFB, dl, VecVT, in LowerTRUNCATE()
|
/external/swiftshader/third_party/LLVM/lib/CodeGen/SelectionDAG/ |
D | LegalizeTypesGeneric.cpp | 300 EVT VecVT = N->getValueType(0); in ExpandOp_BUILD_VECTOR() local 301 unsigned NumElts = VecVT.getVectorNumElements(); in ExpandOp_BUILD_VECTOR() 306 assert(OldVT == VecVT.getVectorElementType() && in ExpandOp_BUILD_VECTOR() 329 return DAG.getNode(ISD::BITCAST, dl, VecVT, NewVec); in ExpandOp_BUILD_VECTOR() 340 EVT VecVT = N->getValueType(0); in ExpandOp_INSERT_VECTOR_ELT() local 341 unsigned NumElts = VecVT.getVectorNumElements(); in ExpandOp_INSERT_VECTOR_ELT() 348 assert(OldEVT == VecVT.getVectorElementType() && in ExpandOp_INSERT_VECTOR_ELT() 370 return DAG.getNode(ISD::BITCAST, dl, VecVT, NewVec); in ExpandOp_INSERT_VECTOR_ELT()
|
D | LegalizeVectorTypes.cpp | 663 EVT VecVT = Vec.getValueType(); in SplitVecRes_INSERT_VECTOR_ELT() local 664 EVT EltVT = VecVT.getVectorElementType(); in SplitVecRes_INSERT_VECTOR_ELT() 665 SDValue StackPtr = DAG.CreateStackTemporary(VecVT); in SplitVecRes_INSERT_VECTOR_ELT() 672 Type *VecType = VecVT.getTypeForEVT(*DAG.getContext()); in SplitVecRes_INSERT_VECTOR_ELT() 1071 EVT VecVT = Vec.getValueType(); in SplitVecOp_EXTRACT_VECTOR_ELT() local 1075 assert(IdxVal < VecVT.getVectorNumElements() && "Invalid vector index!"); in SplitVecOp_EXTRACT_VECTOR_ELT() 1090 EVT EltVT = VecVT.getVectorElementType(); in SplitVecOp_EXTRACT_VECTOR_ELT() 1092 SDValue StackPtr = DAG.CreateStackTemporary(VecVT); in SplitVecOp_EXTRACT_VECTOR_ELT()
|
D | LegalizeIntegerTypes.cpp | 898 EVT VecVT = N->getValueType(0); in PromoteIntOp_BUILD_VECTOR() local 899 unsigned NumElts = VecVT.getVectorNumElements(); in PromoteIntOp_BUILD_VECTOR()
|
/external/llvm/lib/CodeGen/SelectionDAG/ |
D | LegalizeTypesGeneric.cpp | 382 EVT VecVT = N->getValueType(0); in ExpandOp_BUILD_VECTOR() local 383 unsigned NumElts = VecVT.getVectorNumElements(); in ExpandOp_BUILD_VECTOR() 388 assert(OldVT == VecVT.getVectorElementType() && in ExpandOp_BUILD_VECTOR() 411 return DAG.getNode(ISD::BITCAST, dl, VecVT, NewVec); in ExpandOp_BUILD_VECTOR() 422 EVT VecVT = N->getValueType(0); in ExpandOp_INSERT_VECTOR_ELT() local 423 unsigned NumElts = VecVT.getVectorNumElements(); in ExpandOp_INSERT_VECTOR_ELT() 430 assert(OldEVT == VecVT.getVectorElementType() && in ExpandOp_INSERT_VECTOR_ELT() 453 return DAG.getNode(ISD::BITCAST, dl, VecVT, NewVec); in ExpandOp_INSERT_VECTOR_ELT()
|
D | LegalizeVectorTypes.cpp | 853 EVT VecVT = Vec.getValueType(); in SplitVecRes_INSERT_SUBVECTOR() local 854 EVT VecElemVT = VecVT.getVectorElementType(); in SplitVecRes_INSERT_SUBVECTOR() 855 unsigned VecElems = VecVT.getVectorNumElements(); in SplitVecRes_INSERT_SUBVECTOR() 875 SDValue StackPtr = DAG.CreateStackTemporary(VecVT); in SplitVecRes_INSERT_SUBVECTOR() 881 Type *VecType = VecVT.getTypeForEVT(*DAG.getContext()); in SplitVecRes_INSERT_SUBVECTOR() 1004 EVT VecVT = Vec.getValueType(); in SplitVecRes_INSERT_VECTOR_ELT() local 1005 EVT EltVT = VecVT.getVectorElementType(); in SplitVecRes_INSERT_VECTOR_ELT() 1006 SDValue StackPtr = DAG.CreateStackTemporary(VecVT); in SplitVecRes_INSERT_VECTOR_ELT() 1013 Type *VecType = VecVT.getTypeForEVT(*DAG.getContext()); in SplitVecRes_INSERT_VECTOR_ELT() 1618 EVT VecVT = Vec.getValueType(); in SplitVecOp_EXTRACT_VECTOR_ELT() local [all …]
|
D | LegalizeFloatTypes.cpp | 1959 EVT VecVT = Vec->getValueType(0); in PromoteFloatRes_EXTRACT_VECTOR_ELT() local 1960 EVT EltVT = VecVT.getVectorElementType(); in PromoteFloatRes_EXTRACT_VECTOR_ELT() 1964 switch (getTypeAction(VecVT)) { in PromoteFloatRes_EXTRACT_VECTOR_ELT()
|
D | LegalizeIntegerTypes.cpp | 1051 EVT VecVT = N->getValueType(0); in PromoteIntOp_BUILD_VECTOR() local 1052 unsigned NumElts = VecVT.getVectorNumElements(); in PromoteIntOp_BUILD_VECTOR() 1053 assert(!((NumElts & 1) && (!TLI.isTypeLegal(VecVT))) && in PromoteIntOp_BUILD_VECTOR()
|
D | DAGCombiner.cpp | 12637 EVT VecVT = EVT::getVectorVT(*DAG.getContext(), SourceType, NewBVElems); in reduceBuildVecExtToExtBuildVec() local 12638 assert(VecVT.getSizeInBits() == VT.getSizeInBits() && in reduceBuildVecExtToExtBuildVec() 12641 if (!isTypeLegal(VecVT)) return SDValue(); in reduceBuildVecExtToExtBuildVec() 12644 SDValue BV = DAG.getBuildVector(VecVT, dl, Ops); in reduceBuildVecExtToExtBuildVec() 12953 EVT VecVT = EVT::getVectorVT(*DAG.getContext(), SVT, in combineConcatVectorOfScalars() local 12955 return DAG.getBitcast(VT, DAG.getBuildVector(VecVT, DL, Ops)); in combineConcatVectorOfScalars()
|
/external/llvm/lib/Target/PowerPC/ |
D | PPCISelDAGToDAG.cpp | 2152 static unsigned int getVCmpInst(MVT VecVT, ISD::CondCode CC, in getVCmpInst() argument 2157 if (VecVT.isFloatingPoint()) { in getVCmpInst() 2180 if (VecVT == MVT::v4f32) in getVCmpInst() 2182 else if (VecVT == MVT::v2f64) in getVCmpInst() 2187 if (VecVT == MVT::v4f32) in getVCmpInst() 2189 else if (VecVT == MVT::v2f64) in getVCmpInst() 2194 if (VecVT == MVT::v4f32) in getVCmpInst() 2196 else if (VecVT == MVT::v2f64) in getVCmpInst() 2224 if (VecVT == MVT::v16i8) in getVCmpInst() 2226 else if (VecVT == MVT::v8i16) in getVCmpInst() [all …]
|
/external/llvm/lib/Target/NVPTX/ |
D | NVPTXISelLowering.cpp | 1568 EVT VecVT = EVT::getVectorVT(F->getContext(), EltVT, VecSize); in LowerCall() local 1605 Ofst += DL.getTypeAllocSize(VecVT.getTypeForEVT(F->getContext())); in LowerCall() 2233 EVT VecVT = EVT::getVectorVT(F->getContext(), EltVT, 2); in LowerFormalArguments() local 2235 VecVT.getTypeForEVT(F->getContext()), llvm::ADDRESS_SPACE_PARAM)); in LowerFormalArguments() 2237 VecVT, dl, Root, Arg, MachinePointerInfo(SrcValue), false, false, in LowerFormalArguments() 2239 DL.getABITypeAlignment(VecVT.getTypeForEVT(F->getContext()))); in LowerFormalArguments() 2271 EVT VecVT = EVT::getVectorVT(F->getContext(), EltVT, VecSize); in LowerFormalArguments() local 2275 PointerType::get(VecVT.getTypeForEVT(F->getContext()), in LowerFormalArguments() 2280 VecVT, dl, Root, SrcAddr, MachinePointerInfo(SrcValue), false, in LowerFormalArguments() 2282 DL.getABITypeAlignment(VecVT.getTypeForEVT(F->getContext()))); in LowerFormalArguments() [all …]
|
/external/llvm/lib/Target/SystemZ/ |
D | SystemZISelLowering.cpp | 4041 MVT VecVT = MVT::getVectorVT(MVT::getIntegerVT(BitsPerElement), in tryBuildVectorReplicate() local 4043 SDValue Op = DAG.getNode(SystemZISD::REPLICATE, DL, VecVT, in tryBuildVectorReplicate() 4058 MVT VecVT = MVT::getVectorVT(MVT::getIntegerVT(BitsPerElement), in tryBuildVectorReplicate() local 4060 SDValue Op = DAG.getNode(SystemZISD::ROTATE_MASK, DL, VecVT, in tryBuildVectorReplicate() 4390 EVT VecVT = Op0.getValueType(); in lowerEXTRACT_VECTOR_ELT() local 4395 unsigned Mask = VecVT.getVectorNumElements() - 1; in lowerEXTRACT_VECTOR_ELT() 4402 MVT IntVecVT = MVT::getVectorVT(IntVT, VecVT.getVectorNumElements()); in lowerEXTRACT_VECTOR_ELT() 4715 EVT VecVT, SDValue Op, in combineExtract() argument 4722 unsigned BytesPerElement = VecVT.getVectorElementType().getStoreSize(); in combineExtract() 4807 if (Op.getValueType() != VecVT) { in combineExtract() [all …]
|
D | SystemZISelLowering.h | 543 SDValue combineExtract(const SDLoc &DL, EVT ElemVT, EVT VecVT, SDValue OrigOp,
|
/external/llvm/lib/Target/Hexagon/ |
D | HexagonISelLowering.cpp | 2539 EVT VecVT = Vec0.getValueType(); in LowerCONCAT_VECTORS() local 2540 unsigned Width = VecVT.getSizeInBits(); in LowerCONCAT_VECTORS() 2543 MVT ST = VecVT.getSimpleVT(); in LowerCONCAT_VECTORS() 2600 EVT VecVT = Vec.getValueType(); in LowerEXTRACT_VECTOR() local 2601 EVT EltVT = VecVT.getVectorElementType(); in LowerEXTRACT_VECTOR() 2616 MVT SVT = VecVT.getSimpleVT(); in LowerEXTRACT_VECTOR() 2635 } else if (VecVT.getSizeInBits() == 32) { in LowerEXTRACT_VECTOR() 2656 if (VecVT.getSizeInBits() == 32) { in LowerEXTRACT_VECTOR() 2675 EVT VecVT = Vec.getValueType(); in LowerINSERT_VECTOR() local 2676 EVT EltVT = VecVT.getVectorElementType(); in LowerINSERT_VECTOR()
|
/external/llvm/lib/Target/AMDGPU/ |
D | AMDGPUISelLowering.h | 148 bool aggressivelyPreferBuildVectorSources(EVT VecVT) const override;
|
D | R600ISelLowering.cpp | 868 EVT VecVT = Vector.getValueType(); in vectorToVerticalVector() local 869 EVT EltVT = VecVT.getVectorElementType(); in vectorToVerticalVector() 872 for (unsigned i = 0, e = VecVT.getVectorNumElements(); in vectorToVerticalVector() 879 return DAG.getNode(AMDGPUISD::BUILD_VERTICAL_VECTOR, DL, VecVT, Args); in vectorToVerticalVector()
|
/external/llvm/lib/Target/X86/ |
D | X86ISelLowering.cpp | 2809 MVT VecVT = MVT::Other; in LowerFormalArguments() local 2814 VecVT = MVT::v16f32; in LowerFormalArguments() 2816 VecVT = MVT::v8f32; in LowerFormalArguments() 2818 VecVT = MVT::v4f32; in LowerFormalArguments() 2824 if (VecVT != MVT::Other) in LowerFormalArguments() 2825 RegParmTypes.push_back(VecVT); in LowerFormalArguments() 4306 MVT VecVT = N->getOperand(0).getSimpleValueType(); in getExtractVEXTRACTImmediate() local 4307 MVT ElVT = VecVT.getVectorElementType(); in getExtractVEXTRACTImmediate() 4321 MVT VecVT = N->getSimpleValueType(0); in getInsertVINSERTImmediate() local 4322 MVT ElVT = VecVT.getVectorElementType(); in getInsertVINSERTImmediate() [all …]
|
/external/llvm/lib/Target/AArch64/ |
D | AArch64ISelLowering.cpp | 3757 EVT VecVT; in LowerFCOPYSIGN() local 3763 VecVT = (VT == MVT::v2f32 ? MVT::v2i32 : MVT::v4i32); in LowerFCOPYSIGN() 3767 VecVal1 = DAG.getTargetInsertSubreg(AArch64::ssub, DL, VecVT, in LowerFCOPYSIGN() 3768 DAG.getUNDEF(VecVT), In1); in LowerFCOPYSIGN() 3769 VecVal2 = DAG.getTargetInsertSubreg(AArch64::ssub, DL, VecVT, in LowerFCOPYSIGN() 3770 DAG.getUNDEF(VecVT), In2); in LowerFCOPYSIGN() 3772 VecVal1 = DAG.getNode(ISD::BITCAST, DL, VecVT, In1); in LowerFCOPYSIGN() 3773 VecVal2 = DAG.getNode(ISD::BITCAST, DL, VecVT, In2); in LowerFCOPYSIGN() 3777 VecVT = MVT::v2i64; in LowerFCOPYSIGN() 3785 VecVal1 = DAG.getTargetInsertSubreg(AArch64::dsub, DL, VecVT, in LowerFCOPYSIGN() [all …]
|
/external/swiftshader/third_party/LLVM/lib/Target/ARM/ |
D | ARMISelDAGToDAG.cpp | 2702 EVT VecVT = N->getValueType(0); in Select() local 2703 EVT EltVT = VecVT.getVectorElementType(); in Select() 2704 unsigned NumElts = VecVT.getVectorNumElements(); in Select() 2707 return PairDRegs(VecVT, N->getOperand(0), N->getOperand(1)); in Select() 2711 return PairSRegs(VecVT, N->getOperand(0), N->getOperand(1)); in Select() 2713 return QuadSRegs(VecVT, N->getOperand(0), N->getOperand(1), in Select()
|
D | ARMISelLowering.cpp | 4000 EVT VecVT = EVT::getVectorVT(*DAG.getContext(), MVT::i32, NumElts); in LowerBUILD_VECTOR() local 4001 SDValue Val = DAG.getNode(ISD::BUILD_VECTOR, dl, VecVT, &Ops[0], NumElts); in LowerBUILD_VECTOR() 4031 EVT VecVT = EVT::getVectorVT(*DAG.getContext(), EltVT, NumElts); in LowerBUILD_VECTOR() local 4035 SDValue Val = DAG.getNode(ARMISD::BUILD_VECTOR, dl, VecVT, &Ops[0],NumElts); in LowerBUILD_VECTOR() 4427 EVT VecVT = EVT::getVectorVT(*DAG.getContext(), EltVT, NumElts); in LowerVECTOR_SHUFFLE() local 4428 V1 = DAG.getNode(ISD::BITCAST, dl, VecVT, V1); in LowerVECTOR_SHUFFLE() 4429 V2 = DAG.getNode(ISD::BITCAST, dl, VecVT, V2); in LowerVECTOR_SHUFFLE() 4440 SDValue Val = DAG.getNode(ARMISD::BUILD_VECTOR, dl, VecVT, &Ops[0],NumElts); in LowerVECTOR_SHUFFLE()
|
/external/llvm/lib/Target/ARM/ |
D | ARMISelDAGToDAG.cpp | 3126 EVT VecVT = N->getValueType(0); in Select() local 3127 EVT EltVT = VecVT.getVectorElementType(); in Select() 3128 unsigned NumElts = VecVT.getVectorNumElements(); in Select() 3132 N, createDRegPairNode(VecVT, N->getOperand(0), N->getOperand(1))); in Select() 3138 N, createSRegPairNode(VecVT, N->getOperand(0), N->getOperand(1))); in Select() 3143 createQuadSRegsNode(VecVT, N->getOperand(0), N->getOperand(1), in Select()
|
D | ARMISelLowering.cpp | 4442 EVT VecVT = EVT::getVectorVT( in CombineVMOVDRRCandidateWithVecOp() local 4445 SDValue BitCast = DAG.getNode(ISD::BITCAST, dl, VecVT, ExtractSrc); in CombineVMOVDRRCandidateWithVecOp() 5792 EVT VecVT = EVT::getVectorVT(*DAG.getContext(), MVT::i32, NumElts); in LowerBUILD_VECTOR() local 5793 SDValue Val = DAG.getBuildVector(VecVT, dl, Ops); in LowerBUILD_VECTOR() 5825 EVT VecVT = EVT::getVectorVT(*DAG.getContext(), EltVT, NumElts); in LowerBUILD_VECTOR() local 5829 SDValue Val = DAG.getNode(ARMISD::BUILD_VECTOR, dl, VecVT, Ops); in LowerBUILD_VECTOR() 6361 EVT VecVT = EVT::getVectorVT(*DAG.getContext(), EltVT, NumElts); in LowerVECTOR_SHUFFLE() local 6362 V1 = DAG.getNode(ISD::BITCAST, dl, VecVT, V1); in LowerVECTOR_SHUFFLE() 6363 V2 = DAG.getNode(ISD::BITCAST, dl, VecVT, V2); in LowerVECTOR_SHUFFLE() 6374 SDValue Val = DAG.getNode(ARMISD::BUILD_VECTOR, dl, VecVT, Ops); in LowerVECTOR_SHUFFLE() [all …]
|
/external/swiftshader/third_party/LLVM/lib/Target/X86/ |
D | X86ISelLowering.cpp | 4120 EVT VecVT = N->getOperand(0).getValueType(); in getExtractVEXTRACTF128Immediate() local 4121 EVT ElVT = VecVT.getVectorElementType(); in getExtractVEXTRACTF128Immediate() 4137 EVT VecVT = N->getValueType(0); in getInsertVINSERTF128Immediate() local 4138 EVT ElVT = VecVT.getVectorElementType(); in getInsertVINSERTF128Immediate() 5115 EVT VecVT = MVT::v4i32; in LowerBUILD_VECTOR() local 5121 Item = DAG.getNode(ISD::SCALAR_TO_VECTOR, dl, VecVT, Item); in LowerBUILD_VECTOR() 5132 Item = DAG.getVectorShuffle(VecVT, dl, Item, in LowerBUILD_VECTOR() 6916 EVT VecVT = Vec.getValueType(); in LowerEXTRACT_VECTOR_ELT() local 6920 if (VecVT.getSizeInBits() == 256) { in LowerEXTRACT_VECTOR_ELT() 6922 unsigned NumElems = VecVT.getVectorNumElements(); in LowerEXTRACT_VECTOR_ELT()
|
/external/llvm/include/llvm/Target/ |
D | TargetLowering.h | 1848 virtual bool aggressivelyPreferBuildVectorSources(EVT VecVT) const { in aggressivelyPreferBuildVectorSources() argument
|