/external/mesa3d/src/gallium/drivers/vc4/kernel/ |
D | vc4_gem.c | 43 uint32_t exec_size = uniforms_offset + args->uniforms_size; in vc4_get_bcl() local 44 uint32_t temp_size = exec_size + (sizeof(struct vc4_shader_state) * in vc4_get_bcl() 48 exec_size < uniforms_offset || in vc4_get_bcl() 51 temp_size < exec_size) { in vc4_get_bcl() 73 exec->shader_state = temp + exec_size; in vc4_get_bcl() 100 exec->exec_bo = drm_gem_cma_create(dev, exec_size); in vc4_get_bcl()
|
/external/mesa3d/src/mesa/drivers/dri/i965/ |
D | brw_fs_generator.cpp | 84 const unsigned phys_width = compressed ? inst->exec_size / 2 : in brw_reg_from_fs_reg() 85 inst->exec_size; in brw_reg_from_fs_reg() 220 } else if (inst->exec_size == 16) in fire_fb_write() 390 assert(inst->exec_size == 8 || devinfo->gen >= 8); in generate_mov_indirect() 566 struct brw_reg delta_y = offset(src[0], inst->exec_size / 8); in generate_linterp() 590 switch (inst->exec_size) { in generate_get_buffer_size() 656 switch (inst->exec_size) { in generate_tex() 767 if (inst->exec_size == 8) { in generate_tex() 786 assert(inst->exec_size == 8); in generate_tex() 797 assert(inst->exec_size == 8); in generate_tex() [all …]
|
D | brw_vec4_cse.cpp | 133 a->exec_size == b->exec_size && in instructions_match() 186 const unsigned width = entry->generator->exec_size; in opt_cse_local() 194 copy->exec_size = width; in opt_cse_local() 207 const unsigned width = inst->exec_size; in opt_cse_local() 215 copy->exec_size = inst->exec_size; in opt_cse_local()
|
D | brw_fs.cpp | 51 fs_inst::init(enum opcode opcode, uint8_t exec_size, const fs_reg &dst, in init() argument 63 this->exec_size = exec_size; in init() 68 assert(this->exec_size != 0); in init() 79 this->size_written = dst.component_size(exec_size); in init() 97 fs_inst::fs_inst(enum opcode opcode, uint8_t exec_size) in fs_inst() argument 99 init(opcode, exec_size, reg_undef, NULL, 0); in fs_inst() 102 fs_inst::fs_inst(enum opcode opcode, uint8_t exec_size, const fs_reg &dst) in fs_inst() argument 104 init(opcode, exec_size, dst, NULL, 0); in fs_inst() 107 fs_inst::fs_inst(enum opcode opcode, uint8_t exec_size, const fs_reg &dst, in fs_inst() argument 111 init(opcode, exec_size, dst, src, 1); in fs_inst() [all …]
|
D | brw_ir_fs.h | 327 fs_inst(enum opcode opcode, uint8_t exec_size); 328 fs_inst(enum opcode opcode, uint8_t exec_size, const fs_reg &dst); 329 fs_inst(enum opcode opcode, uint8_t exec_size, const fs_reg &dst, 331 fs_inst(enum opcode opcode, uint8_t exec_size, const fs_reg &dst, 333 fs_inst(enum opcode opcode, uint8_t exec_size, const fs_reg &dst, 335 fs_inst(enum opcode opcode, uint8_t exec_size, const fs_reg &dst,
|
D | brw_fs_cmod_propagation.cpp | 95 scan_inst->exec_size != inst->exec_size) in opt_cmod_propagation_local()
|
D | brw_vec4_cmod_propagation.cpp | 80 scan_inst->exec_size != inst->exec_size || in opt_cmod_propagation_local()
|
D | brw_fs_sel_peephole.cpp | 165 then_mov[i]->exec_size != else_mov[i]->exec_size || in opt_peephole_sel()
|
D | brw_fs_cse.cpp | 178 a->exec_size == b->exec_size && in instructions_match() 204 DIV_ROUND_UP(inst->dst.component_size(inst->exec_size), REG_SIZE); in create_copy_instr()
|
D | brw_vec4_builder.h | 71 _dispatch_width(inst->exec_size), _group(inst->group), in vec4_builder() 314 inst->exec_size = dispatch_width(); in emit() 317 inst->size_written = inst->exec_size * type_sz(inst->dst.type); in emit()
|
D | brw_fs_builder.h | 74 _dispatch_width(inst->exec_size), in fs_builder() 360 assert(inst->exec_size <= 32); in emit() 361 assert(inst->exec_size == dispatch_width() || in emit()
|
D | brw_vec4.cpp | 238 return exec_size * type_sz(src[arg].type); in size_read() 1487 inst->exec_size); in dump_instruction() 1661 if (inst->exec_size != 8) in dump_instruction() 2077 return inst->exec_size; in get_lowered_simd_width() 2082 unsigned lowered_width = MIN2(16, inst->exec_size); in get_lowered_simd_width() 2157 assert(lowered_width <= inst->exec_size); in lower_simd_width() 2158 if (lowered_width == inst->exec_size) in lower_simd_width() 2174 for (unsigned n = 0; n < inst->exec_size / lowered_width; n++) { in lower_simd_width() 2184 linst->exec_size = lowered_width; in lower_simd_width() 2196 copy->exec_size = lowered_width; in lower_simd_width() [all …]
|
D | brw_disasm.c | 169 static const char *const exec_size[8] = { variable 1191 int exec_size = 1 << brw_inst_exec_size(devinfo, inst); in qtr_ctrl() local 1193 if (exec_size < 8) { in qtr_ctrl() 1197 } else if (exec_size == 8) { in qtr_ctrl() 1212 } else if (exec_size == 16) { in qtr_ctrl() 1292 err |= control(file, "execution size", exec_size, in brw_disassemble_inst()
|
D | brw_fs_dead_code_eliminate.cpp | 119 if (!inst->predicate && inst->exec_size >= 8) in dead_code_eliminate()
|
D | brw_vec4_reg_allocate.cpp | 420 if (type_sz(inst->src[i].type) == 8 && inst->exec_size != 8) in evaluate_spill_costs() 447 if (type_sz(inst->dst.type) == 8 && inst->exec_size != 8) in evaluate_spill_costs()
|
D | brw_shader.h | 141 uint8_t exec_size; member
|
D | brw_eu_emit.c | 2273 const unsigned exec_size = 1 << brw_inst_exec_size(devinfo, p->current); in brw_oword_block_read() local 2312 BRW_DATAPORT_OWORD_BLOCK_DWORDS(exec_size), in brw_oword_block_read() 2317 DIV_ROUND_UP(exec_size, 8)); /* response_length */ in brw_oword_block_read() 3322 const uint16_t exec_size = brw_inst_exec_size(devinfo, p->current); in brw_pixel_interpolator_query() local 3335 brw_inst_set_pi_simd_mode(devinfo, insn, exec_size == BRW_EXECUTE_16); in brw_pixel_interpolator_query() 3346 const unsigned exec_size = 1 << brw_inst_exec_size(devinfo, p->current); in brw_find_live_channel() local 3398 const unsigned lower_size = MIN2(16, exec_size); in brw_find_live_channel() 3399 for (unsigned i = 0; i < exec_size / lower_size; i++) { in brw_find_live_channel() 3413 const enum brw_reg_type type = brw_int_type(exec_size / 8, false); in brw_find_live_channel()
|
D | brw_fs_register_coalesce.cpp | 57 inst->exec_size * dst.stride * in is_nop_mov()
|
D | brw_fs_nir.cpp | 1592 inst->size_written = 2 * dst.component_size(inst->exec_size); in emit_pixel_interpolater_send() 2073 tmp.component_size(inst->exec_size); in emit_gs_input_load() 2082 tmp_dst.component_size(inst->exec_size); in emit_gs_input_load() 2097 tmp.component_size(inst->exec_size); in emit_gs_input_load() 2106 tmp_dst.component_size(inst->exec_size); in emit_gs_input_load() 2442 inst->dst.component_size(inst->exec_size); in nir_emit_tcs_intrinsic() 2802 inst->dst.component_size(inst->exec_size); in nir_emit_tes_intrinsic() 2976 inst->size_written = 4 * inst->dst.component_size(inst->exec_size); in emit_non_coherent_fb_read() 2991 inst->size_written = 4 * inst->dst.component_size(inst->exec_size); in emit_coherent_fb_read() 4479 inst->dst.component_size(inst->exec_size); in nir_emit_texture() [all …]
|
/external/mesa3d/src/gallium/drivers/ilo/shader/ |
D | toy_compiler_asm.c | 748 cg->inst->exec_size << 21 | in translate_inst_gen6() 774 cg->inst->exec_size << 21 | in translate_inst_gen8() 938 const int exec_size = exec_size_map[cg->inst->exec_size]; in codegen_validate_region_restrictions() local 944 assert(exec_size <= 16); in codegen_validate_region_restrictions() 955 assert(exec_size >= width); in codegen_validate_region_restrictions() 957 if (exec_size == width) { in codegen_validate_region_restrictions() 968 if (exec_size == 1) in codegen_validate_region_restrictions()
|
D | ilo_shader_cs.c | 135 inst->exec_size = GEN6_EXECSIZE_8; in cs_dummy() 163 ccc->tc.templ.exec_size = GEN6_EXECSIZE_16; in cs_setup()
|
D | ilo_shader_fs.c | 277 switch (inst->exec_size) { in fs_lower_opcode_tgsi_indirect_const() 365 inst->exec_size = GEN6_EXECSIZE_1; in fs_lower_opcode_tgsi_const_gen6() 413 inst->exec_size = GEN6_EXECSIZE_8; in fs_lower_opcode_tgsi_const_gen7() 424 inst->exec_size = GEN6_EXECSIZE_8; in fs_lower_opcode_tgsi_const_gen7() 728 switch (inst->exec_size) { in fs_prepare_tgsi_sampling() 1250 tmp->exec_size = GEN6_EXECSIZE_1; in fs_lower_opcode_kil() 1257 tmp->exec_size = GEN6_EXECSIZE_1; in fs_lower_opcode_kil() 1272 tmp->exec_size = GEN6_EXECSIZE_1; in fs_lower_opcode_kil() 1538 inst->exec_size = GEN6_EXECSIZE_1; in fs_write_fb() 1795 fcc->tc.templ.exec_size = GEN6_EXECSIZE_16; in fs_setup() [all …]
|
D | ilo_shader_gs.c | 117 inst->exec_size = GEN6_EXECSIZE_8; in gs_COPY8() 131 inst->exec_size = GEN6_EXECSIZE_4; in gs_COPY4() 145 inst->exec_size = GEN6_EXECSIZE_1; in gs_COPY1() 410 inst2->exec_size = GEN6_EXECSIZE_1; in gs_lower_opcode_emit_vue_static() 446 inst->exec_size = GEN6_EXECSIZE_8; in gs_lower_opcode_emit_so_static() 604 inst->exec_size = GEN6_EXECSIZE_1; in gs_lower_opcode_tgsi_in() 1269 gcc->tc.templ.exec_size = GEN6_EXECSIZE_4; in gs_setup()
|
D | toy_legalize.c | 552 if (inst->exec_size == GEN6_EXECSIZE_16) { in toy_compiler_legalize_for_asm() 563 inst->exec_size = GEN6_EXECSIZE_8; in toy_compiler_legalize_for_asm()
|
/external/libdrm/intel/ |
D | intel_bufmgr_gem.c | 124 int exec_size; member 511 if (bufmgr_gem->exec_count == bufmgr_gem->exec_size) { in drm_intel_add_validate_buffer() 512 int new_size = bufmgr_gem->exec_size * 2; in drm_intel_add_validate_buffer() 523 bufmgr_gem->exec_size = new_size; in drm_intel_add_validate_buffer() 559 if (bufmgr_gem->exec_count == bufmgr_gem->exec_size) { in drm_intel_add_validate_buffer2() 560 int new_size = bufmgr_gem->exec_size * 2; in drm_intel_add_validate_buffer2() 571 bufmgr_gem->exec_size = new_size; in drm_intel_add_validate_buffer2()
|