Home
last modified time | relevance | path

Searched refs:kFormat2D (Results 1 – 6 of 6) sorted by relevance

/external/vixl/src/aarch64/
Dinstructions-aarch64.cc397 VIXL_ASSERT(vform == kFormat8H || vform == kFormat4S || vform == kFormat2D || in VectorFormatHalfWidth()
404 case kFormat2D: in VectorFormatHalfWidth()
428 return kFormat2D; in VectorFormatDoubleWidth()
458 case kFormat2D: in VectorFormatFillQ()
459 return kFormat2D; in VectorFormatFillQ()
478 case kFormat2D: in VectorFormatHalfWidthDoubleLanes()
584 case kFormat2D: in LaneSizeInBitsFromFormat()
615 case kFormat2D: in LaneSizeInBytesLog2FromFormat()
636 case kFormat2D: in LaneCountFromFormat()
668 case kFormat2D: in MaxLaneCountFromFormat()
Dinstructions-aarch64.h515 kFormat2D = NEON_2D, enumerator
667 kFormat2D, in GetVectorFormat()
Dlogic-aarch64.cc1428 uint64_t dst_val = src.Uint(kFormat2D, 0) + src.Uint(kFormat2D, 1); in addp()
2116 srcform = kFormat2D; in extractnarrow()
2120 srcform = kFormat2D; in extractnarrow()
4364 LogicVRegister index_reg = dup_element(kFormat2D, temp, src2, index); in fmul()
4384 LogicVRegister index_reg = dup_element(kFormat2D, temp, src2, index); in fmla()
4404 LogicVRegister index_reg = dup_element(kFormat2D, temp, src2, index); in fmls()
4424 LogicVRegister index_reg = dup_element(kFormat2D, temp, src2, index); in fmulx()
Dsimulator-aarch64.cc538 case kFormat2D: in GetPrintRegisterFormat()
565 case kFormat2D: in GetPrintRegisterFormatFP()
4165 vf = ((instr->GetNEONLSSize() & 1) == 0) ? kFormat4S : kFormat2D; in NEONLoadStoreSingleStructHelper()
4369 vform = q ? kFormat2D : kFormat1D; in VisitNEONModifiedImmediate()
4381 vform = kFormat2D; in VisitNEONModifiedImmediate()
Ddisasm-aarch64.cc2639 if (nfd.GetVectorFormat() == kFormat2D) { in VisitNEONCopy()
/external/vixl/test/aarch64/
Dtest-trace-aarch64.cc2839 reg.SetUint(kFormat2D, 0, low); in TraceTestHelper()
2840 reg.SetUint(kFormat2D, 1, high); in TraceTestHelper()