Home
last modified time | relevance | path

Searched refs:list_2 (Results 1 – 5 of 5) sorted by relevance

/external/vixl/src/aarch32/
Dinstructions-aarch32.h495 const RegisterList& list_2) {
496 return RegisterList(list_1.list_ | list_2.list_);
499 const RegisterList& list_2,
501 return Union(list_1, Union(list_2, list_3));
504 const RegisterList& list_2,
507 return Union(Union(list_1, list_2), Union(list_3, list_4));
510 const RegisterList& list_2) {
511 return RegisterList(list_1.list_ & list_2.list_);
514 const RegisterList& list_2,
516 return Intersection(list_1, Intersection(list_2, list_3));
[all …]
/external/vixl/src/aarch64/
Doperands-aarch64.cc90 const CPURegList& list_2, in Union() argument
92 return Union(list_1, Union(list_2, list_3)); in Union()
97 const CPURegList& list_2, in Union() argument
100 return Union(Union(list_1, list_2), Union(list_3, list_4)); in Union()
105 const CPURegList& list_2, in Intersection() argument
107 return Intersection(list_1, Intersection(list_2, list_3)); in Intersection()
112 const CPURegList& list_2, in Intersection() argument
115 return Intersection(Intersection(list_1, list_2), in Intersection()
Doperands-aarch64.h606 static CPURegList Union(const CPURegList& list_1, const CPURegList& list_2) { in Union() argument
607 VIXL_ASSERT(list_1.type_ == list_2.type_); in Union()
608 VIXL_ASSERT(list_1.size_ == list_2.size_); in Union()
609 return CPURegList(list_1.type_, list_1.size_, list_1.list_ | list_2.list_); in Union()
612 const CPURegList& list_2,
615 const CPURegList& list_2,
620 const CPURegList& list_2) { in Intersection() argument
621 VIXL_ASSERT(list_1.type_ == list_2.type_); in Intersection()
622 VIXL_ASSERT(list_1.size_ == list_2.size_); in Intersection()
623 return CPURegList(list_1.type_, list_1.size_, list_1.list_ & list_2.list_); in Intersection()
[all …]
/external/tensorflow/tensorflow/contrib/boosted_trees/lib/quantiles/
Dweighted_quantiles_summary_test.cc166 const auto list_2 = buffer2_->GenerateEntryList(); in TEST_F() local
170 summary2.BuildFromBufferEntries(list_2); in TEST_F()
/external/vixl/test/aarch64/
Dtest-assembler-aarch64.cc13843 CPURegList list_2(x11, x12, x13, x14); in TEST() local
13850 __ PeekCPURegList(list_2, 2 * kXRegSizeInBytes); in TEST()