| /external/mesa3d/src/gallium/drivers/freedreno/a4xx/ |
| D | fd4_blend.c | 67 if (cso->logicop_enable) { in fd4_blend_state_create()
120 COND(cso->logicop_enable, A4XX_RB_MRT_CONTROL_ROP_ENABLE) | in fd4_blend_state_create()
|
| /external/mesa3d/src/gallium/drivers/ilo/core/ |
| D | ilo_state_cc.c | 427 if (rt->logicop_enable || rt->blend_enable || in cc_get_gen6_effective_rt()
442 if (ilo_dev_gen(dev) < ILO_GEN(8) && rt->logicop_enable) in cc_get_gen6_effective_rt()
458 assert(!rt->cv_is_integer && !rt->logicop_enable); in cc_get_gen6_effective_rt()
569 if (rt.logicop_enable) { in cc_set_gen6_BLEND_STATE()
630 if (rt.logicop_enable) { in cc_set_gen8_BLEND_STATE()
|
| D | ilo_state_cc.h | 107 bool logicop_enable; member
|
| /external/mesa3d/src/gallium/drivers/freedreno/ |
| D | freedreno_state.h | 47 return ctx->blend && ctx->blend->logicop_enable; in fd_logicop_enabled()
|
| /external/mesa3d/src/gallium/drivers/etnaviv/ |
| D | etnaviv_blend.c | 91 VIVS_PE_LOGIC_OP_OP(so->logicop_enable ? so->logicop_func : LOGIC_OP_COPY) | in etna_blend_state_create()
|
| /external/mesa3d/src/gallium/drivers/freedreno/a2xx/ |
| D | fd2_blend.c | 65 if (cso->logicop_enable) { in fd2_blend_state_create()
|
| /external/mesa3d/src/gallium/drivers/freedreno/a5xx/ |
| D | fd5_blend.c | 66 if (cso->logicop_enable) { in fd5_blend_state_create()
|
| /external/mesa3d/src/gallium/drivers/freedreno/a3xx/ |
| D | fd3_blend.c | 69 if (cso->logicop_enable) { in fd3_blend_state_create()
|
| /external/mesa3d/src/mesa/state_tracker/ |
| D | st_atom_blend.c | 205 blend->logicop_enable = 1; in update_blend()
|
| /external/mesa3d/src/gallium/drivers/ilo/ |
| D | ilo_state.c | 724 const bool logicop_enable = in finalize_blend_rt() local
725 (blend->rt[i].logicop_enable && caps->is_unorm); in finalize_blend_rt()
729 rt->logicop_enable != logicop_enable || in finalize_blend_rt()
733 rt->logicop_enable = logicop_enable; in finalize_blend_rt()
884 if (state->logicop_enable) { in ilo_create_blend_state()
885 rt_info->logicop_enable = true; in ilo_create_blend_state()
|
| /external/mesa3d/src/gallium/include/pipe/ |
| D | p_state.h | 323 unsigned logicop_enable:1; member
|
| /external/mesa3d/src/mesa/drivers/dri/i965/ |
| D | brw_structs.h | 314 unsigned logicop_enable:1; member
|
| D | brw_cc.c | 164 cc->cc2.logicop_enable = 1; in upload_cc_unit()
|
| /external/mesa3d/src/gallium/drivers/llvmpipe/ |
| D | lp_bld_blend_aos.c | 351 if (blend->logicop_enable) { in lp_build_blend_aos()
|
| /external/mesa3d/src/gallium/docs/source/cso/ |
| D | blend.rst | 74 logicop_enable section in Members
|
| /external/mesa3d/src/gallium/auxiliary/util/ |
| D | u_dump_state.c | 593 util_dump_member(stream, bool, state, logicop_enable); in util_dump_blend_state()
594 if (state->logicop_enable) { in util_dump_blend_state()
|
| /external/mesa3d/src/gallium/drivers/svga/ |
| D | svga_pipe_blend.c | 158 if (templ->logicop_enable) { in svga_create_blend_state()
|
| /external/mesa3d/src/gallium/drivers/nouveau/nv30/ |
| D | nv30_state.c | 52 if (cso->logicop_enable) { in nv30_blend_state_create()
|
| /external/mesa3d/src/gallium/drivers/softpipe/ |
| D | sp_quad_blend.c | 987 if (blend->logicop_enable) { in blend_fallback()
1230 else if (!softpipe->blend->logicop_enable && in choose_blend_quad()
|
| /external/mesa3d/src/gallium/auxiliary/vl/ |
| D | vl_zscan.c | 294 blend.logicop_enable = 0; in init_state()
|
| D | vl_mc.c | 409 blend.logicop_enable = 0; in init_pipe_state()
|
| /external/mesa3d/src/gallium/drivers/trace/ |
| D | tr_dump_state.c | 426 trace_dump_member(bool, state, logicop_enable); in trace_dump_blend_state()
|
| /external/mesa3d/src/gallium/state_trackers/vdpau/ |
| D | output.c | 602 blend.logicop_enable = 0; in BlenderToPipe()
|
| /external/mesa3d/src/gallium/tools/trace/ |
| D | dump_state.py | 261 if not state.logicop_enable:
|
| /external/mesa3d/src/gallium/state_trackers/va/ |
| D | surface.c | 252 blend.logicop_enable = 0; in vlVaPutSubpictures()
|