Home
last modified time | relevance | path

Searched refs:mesaVis (Results 1 – 12 of 12) sorted by relevance

/external/mesa3d/src/mesa/drivers/dri/i915/
Dintel_screen.c844 const struct gl_config * mesaVis, GLboolean isPixmap) in intelCreateBuffer() argument
857 _mesa_initialize_window_framebuffer(fb, mesaVis); in intelCreateBuffer()
859 if (mesaVis->redBits == 5) in intelCreateBuffer()
861 else if (mesaVis->sRGBCapable) in intelCreateBuffer()
863 else if (mesaVis->alphaBits == 0) in intelCreateBuffer()
872 if (mesaVis->doubleBufferMode) { in intelCreateBuffer()
882 if (mesaVis->depthBits == 24) { in intelCreateBuffer()
883 assert(mesaVis->stencilBits == 8); in intelCreateBuffer()
893 else if (mesaVis->depthBits == 16) { in intelCreateBuffer()
894 assert(mesaVis->stencilBits == 0); in intelCreateBuffer()
[all …]
Di830_context.c55 const struct gl_config * mesaVis, in i830CreateContext() argument
78 mesaVis, driContextPriv, in i830CreateContext()
Di915_context.c153 const struct gl_config * mesaVis, in i915CreateContext() argument
176 mesaVis, driContextPriv, in i915CreateContext()
Di830_context.h182 const struct gl_config * mesaVis,
Di915_context.h316 const struct gl_config * mesaVis,
Dintel_context.h352 const struct gl_config * mesaVis,
Dintel_context.c403 const struct gl_config * mesaVis, in intelInitContext() argument
423 if (!_mesa_initialize_context(&intel->ctx, api, mesaVis, shareCtx, in intelInitContext()
/external/mesa3d/src/mesa/drivers/dri/r200/
Dradeon_screen.c653 const struct gl_config *mesaVis, in radeonCreateBuffer() argument
660 const GLboolean swAccum = mesaVis->accumRedBits > 0; in radeonCreateBuffer()
661 const GLboolean swStencil = mesaVis->stencilBits > 0 && in radeonCreateBuffer()
662 mesaVis->depthBits != 24; in radeonCreateBuffer()
673 _mesa_initialize_window_framebuffer(&rfb->base, mesaVis); in radeonCreateBuffer()
675 if (mesaVis->redBits == 5) in radeonCreateBuffer()
677 else if (mesaVis->alphaBits == 0) in radeonCreateBuffer()
688 if (mesaVis->doubleBufferMode) { in radeonCreateBuffer()
694 if (mesaVis->depthBits == 24) { in radeonCreateBuffer()
695 if (mesaVis->stencilBits == 8) { in radeonCreateBuffer()
[all …]
/external/mesa3d/src/mesa/drivers/dri/radeon/
Dradeon_screen.c653 const struct gl_config *mesaVis, in radeonCreateBuffer() argument
660 const GLboolean swAccum = mesaVis->accumRedBits > 0; in radeonCreateBuffer()
661 const GLboolean swStencil = mesaVis->stencilBits > 0 && in radeonCreateBuffer()
662 mesaVis->depthBits != 24; in radeonCreateBuffer()
673 _mesa_initialize_window_framebuffer(&rfb->base, mesaVis); in radeonCreateBuffer()
675 if (mesaVis->redBits == 5) in radeonCreateBuffer()
677 else if (mesaVis->alphaBits == 0) in radeonCreateBuffer()
688 if (mesaVis->doubleBufferMode) { in radeonCreateBuffer()
694 if (mesaVis->depthBits == 24) { in radeonCreateBuffer()
695 if (mesaVis->stencilBits == 8) { in radeonCreateBuffer()
[all …]
/external/mesa3d/src/mesa/drivers/dri/i965/
Dintel_screen.c1042 const struct gl_config * mesaVis, GLboolean isPixmap) in intelCreateBuffer() argument
1049 intel_quantize_num_samples(screen, mesaVis->samples); in intelCreateBuffer()
1059 _mesa_initialize_window_framebuffer(fb, mesaVis); in intelCreateBuffer()
1066 if (mesaVis->redBits == 5) { in intelCreateBuffer()
1067 rgbFormat = mesaVis->redMask == 0x1f ? MESA_FORMAT_R5G6B5_UNORM in intelCreateBuffer()
1069 } else if (mesaVis->sRGBCapable) { in intelCreateBuffer()
1070 rgbFormat = mesaVis->redMask == 0xff ? MESA_FORMAT_R8G8B8A8_SRGB in intelCreateBuffer()
1072 } else if (mesaVis->alphaBits == 0) { in intelCreateBuffer()
1073 rgbFormat = mesaVis->redMask == 0xff ? MESA_FORMAT_R8G8B8X8_UNORM in intelCreateBuffer()
1076 rgbFormat = mesaVis->redMask == 0xff ? MESA_FORMAT_R8G8B8A8_SRGB in intelCreateBuffer()
[all …]
Dbrw_context.c930 const struct gl_config *mesaVis, in brwCreateContext() argument
1018 if (!_mesa_initialize_context(ctx, api, mesaVis, shareCtx, &functions)) { in brwCreateContext()
Dbrw_context.h1230 const struct gl_config *mesaVis,