| /external/swiftshader/third_party/LLVM/include/llvm/Target/ |
| D | TargetLowering.h | 1096 void setIndexedStoreAction(unsigned IdxMode, MVT VT, in setIndexedStoreAction() function
|
| /external/swiftshader/third_party/LLVM/lib/Target/PowerPC/ |
| D | PPCISelLowering.cpp | 97 setIndexedStoreAction(ISD::PRE_INC, MVT::i1, Legal); in PPCTargetLowering()
98 setIndexedStoreAction(ISD::PRE_INC, MVT::i8, Legal); in PPCTargetLowering()
99 setIndexedStoreAction(ISD::PRE_INC, MVT::i16, Legal); in PPCTargetLowering()
100 setIndexedStoreAction(ISD::PRE_INC, MVT::i32, Legal); in PPCTargetLowering()
101 setIndexedStoreAction(ISD::PRE_INC, MVT::i64, Legal); in PPCTargetLowering()
|
| /external/llvm/lib/Target/AArch64/ |
| D | AArch64ISelLowering.cpp | 449 setIndexedStoreAction(im, MVT::i8, Legal); in AArch64TargetLowering()
450 setIndexedStoreAction(im, MVT::i16, Legal); in AArch64TargetLowering()
451 setIndexedStoreAction(im, MVT::i32, Legal); in AArch64TargetLowering()
452 setIndexedStoreAction(im, MVT::i64, Legal); in AArch64TargetLowering()
453 setIndexedStoreAction(im, MVT::f64, Legal); in AArch64TargetLowering()
454 setIndexedStoreAction(im, MVT::f32, Legal); in AArch64TargetLowering()
455 setIndexedStoreAction(im, MVT::f16, Legal); in AArch64TargetLowering()
712 setIndexedStoreAction(im, VT, Legal); in addTypeForNEON()
|
| /external/llvm/lib/Target/PowerPC/ |
| D | PPCISelLowering.cpp | 104 setIndexedStoreAction(ISD::PRE_INC, MVT::i1, Legal); in PPCTargetLowering()
105 setIndexedStoreAction(ISD::PRE_INC, MVT::i8, Legal); in PPCTargetLowering()
106 setIndexedStoreAction(ISD::PRE_INC, MVT::i16, Legal); in PPCTargetLowering()
107 setIndexedStoreAction(ISD::PRE_INC, MVT::i32, Legal); in PPCTargetLowering()
108 setIndexedStoreAction(ISD::PRE_INC, MVT::i64, Legal); in PPCTargetLowering()
109 setIndexedStoreAction(ISD::PRE_INC, MVT::f32, Legal); in PPCTargetLowering()
110 setIndexedStoreAction(ISD::PRE_INC, MVT::f64, Legal); in PPCTargetLowering()
724 setIndexedStoreAction(ISD::PRE_INC, MVT::v4f64, Legal); in PPCTargetLowering()
770 setIndexedStoreAction(ISD::PRE_INC, MVT::v4f32, Legal); in PPCTargetLowering()
|
| /external/llvm/include/llvm/Target/ |
| D | TargetLowering.h | 1470 void setIndexedStoreAction(unsigned IdxMode, MVT VT, in setIndexedStoreAction() function
|
| /external/llvm/lib/CodeGen/ |
| D | TargetLoweringBase.cpp | 859 setIndexedStoreAction(IM, VT, Expand); in initActions()
|
| /external/llvm/lib/Target/Hexagon/ |
| D | HexagonISelLowering.cpp | 2068 setIndexedStoreAction(ISD::POST_INC, LSXTy, Legal); in HexagonTargetLowering()
2074 setIndexedStoreAction(ISD::POST_INC, VT, Legal); in HexagonTargetLowering()
|
| /external/swiftshader/third_party/LLVM/lib/Target/ARM/ |
| D | ARMISelLowering.cpp | 540 setIndexedStoreAction(im, MVT::i1, Legal); in ARMTargetLowering()
541 setIndexedStoreAction(im, MVT::i8, Legal); in ARMTargetLowering()
542 setIndexedStoreAction(im, MVT::i16, Legal); in ARMTargetLowering()
543 setIndexedStoreAction(im, MVT::i32, Legal); in ARMTargetLowering()
|
| /external/swiftshader/third_party/LLVM/lib/CodeGen/SelectionDAG/ |
| D | TargetLowering.cpp | 561 setIndexedStoreAction(IM, (MVT::SimpleValueType)VT, Expand); in TargetLowering()
|
| /external/llvm/lib/Target/ARM/ |
| D | ARMISelLowering.cpp | 713 setIndexedStoreAction(im, MVT::i1, Legal); in ARMTargetLowering()
714 setIndexedStoreAction(im, MVT::i8, Legal); in ARMTargetLowering()
715 setIndexedStoreAction(im, MVT::i16, Legal); in ARMTargetLowering()
716 setIndexedStoreAction(im, MVT::i32, Legal); in ARMTargetLowering()
|
| /external/llvm/docs/ |
| D | WritingAnLLVMBackend.rst | 1333 * ``setIndexedStoreAction`` --- Indexed store.
|