Home
last modified time | relevance | path

Searched refs:surface_count (Results 1 – 15 of 15) sorted by relevance

/external/mesa3d/src/intel/vulkan/
Danv_pipeline_cache.c32 uint32_t surface_count, uint32_t sampler_count) in anv_shader_bin_size() argument
35 (surface_count + sampler_count) * sizeof(struct anv_pipeline_binding); in anv_shader_bin_size()
54 bind_map->surface_count, bind_map->sampler_count); in anv_shader_bin_create()
94 bind_map->surface_count * sizeof(struct anv_pipeline_binding)); in anv_shader_bin_create()
95 data += bind_map->surface_count * sizeof(struct anv_pipeline_binding); in anv_shader_bin_create()
118 shader->bind_map.surface_count, in anv_shader_bin_data_size()
129 shader->bind_map.surface_count, in anv_shader_bin_write_data()
391 p += align_u32((bin.bind_map.surface_count + bin.bind_map.sampler_count) * in anv_pipeline_cache_load()
394 bin.bind_map.sampler_to_descriptor = bindings + bin.bind_map.surface_count; in anv_pipeline_cache_load()
Danv_descriptor_set.c85 uint32_t surface_count[MESA_SHADER_STAGES] = { 0, }; in anv_CreateDescriptorSetLayout() local
143 set_layout->binding[b].stage[s].surface_index = surface_count[s]; in anv_CreateDescriptorSetLayout()
144 surface_count[s] += binding->descriptorCount; in anv_CreateDescriptorSetLayout()
DgenX_pipeline.c748 uint32_t surface_count = 0; local
752 surface_count = map->surface_count;
756 for (unsigned i = 0; i < surface_count; i++) {
936 return DIV_ROUND_UP(bin->bind_map.surface_count, 32);
1360 for (int i = 0; i < bind_map->surface_count; i++) {
Danv_pipeline.c852 map.surface_count += num_rts; in anv_pipeline_compile_fs()
853 assert(map.surface_count <= 256); in anv_pipeline_compile_fs()
Danv_nir_apply_pipeline_layout.c303 map->surface_count += set_layout->binding[b].array_size; in anv_nir_apply_pipeline_layout()
DgenX_cmd_buffer.c1101 if (bias + map->surface_count == 0) { in emit_binding_table()
1107 bias + map->surface_count, in emit_binding_table()
1132 if (map->surface_count == 0) in emit_binding_table()
1145 for (uint32_t s = 0; s < map->surface_count; s++) { in emit_binding_table()
Danv_private.h1376 uint32_t surface_count; member
Danv_blorp.c66 .surface_count = 0, in upload_blorp_shader()
/external/mesa3d/src/gallium/drivers/ilo/core/
Dilo_state_compute.c342 return (interface->surface_count <= 31) ? interface->surface_count : 31; in compute_interface_get_gen6_surface_count()
375 uint8_t sampler_count, surface_count; in compute_set_gen6_INTERFACE_DESCRIPTOR_DATA() local
388 surface_count = in compute_set_gen6_INTERFACE_DESCRIPTOR_DATA()
393 dw3 = surface_count << GEN6_IDRT_DW3_BINDING_TABLE_SIZE__SHIFT; in compute_set_gen6_INTERFACE_DESCRIPTOR_DATA()
Dilo_state_shader.c45 uint8_t surface_count; member
139 ff->surface_count = resource->surface_count; in vertex_get_gen6_ff()
211 ff.surface_count << GEN6_THREADDISP_BINDING_TABLE_SIZE__SHIFT; in vs_set_gen6_3DSTATE_VS()
295 ff.surface_count << GEN6_THREADDISP_BINDING_TABLE_SIZE__SHIFT; in hs_set_gen7_3DSTATE_HS()
400 ff.surface_count << GEN6_THREADDISP_BINDING_TABLE_SIZE__SHIFT; in ds_set_gen7_3DSTATE_DS()
531 ff.surface_count << GEN6_THREADDISP_BINDING_TABLE_SIZE__SHIFT; in gs_set_gen6_3DSTATE_GS()
609 ff.surface_count << GEN6_THREADDISP_BINDING_TABLE_SIZE__SHIFT; in gs_set_gen7_3DSTATE_GS()
Dilo_state_shader_ps.c41 uint8_t surface_count; member
398 ff->surface_count = resource->surface_count; in ps_get_gen6_ff()
431 ff->surface_count << GEN6_THREADDISP_BINDING_TABLE_SIZE__SHIFT; in ps_set_gen6_3dstate_wm()
530 ff->surface_count << GEN6_THREADDISP_BINDING_TABLE_SIZE__SHIFT; in ps_set_gen7_3DSTATE_PS()
595 ff->surface_count << GEN6_THREADDISP_BINDING_TABLE_SIZE__SHIFT; in ps_set_gen8_3DSTATE_PS()
Dilo_state_compute.h49 uint8_t surface_count; member
Dilo_state_shader.h53 uint8_t surface_count; member
/external/mesa3d/src/gallium/drivers/ilo/
Dilo_render_dynamic.c536 interface.surface_count = in gen6_emit_launch_grid_dynamic_idrt()
Dilo_shader.c633 resource->surface_count = 0; in init_shader_resource()