| /external/deqp/framework/common/ |
| D | tcuTexture.cpp | 1281 const Vec4 swizzled = swizzleRB(color, TextureFormat::RGB, m_format.order); in setPixel() local
1282 …*((deUint16*)pixelPtr) = (deUint16)(PN(swizzled[0], 11, 5) | PN(swizzled[1], 5, 6) | PN(swizzled[2… in setPixel()
1288 const UVec4 swizzled = swizzleRB(color.cast<deUint32>(), TextureFormat::RGB, m_format.order); in setPixel() local
1289 …*((deUint16*)pixelPtr) = (deUint16)(PU(swizzled[0], 11, 5) | PU(swizzled[1], 5, 6) | PU(swizzled[2… in setPixel()
1295 const Vec4 swizzled = swizzleRB(color, TextureFormat::RGB, m_format.order); in setPixel() local
1296 …*((deUint16*)pixelPtr) = (deUint16)(PN(swizzled[0], 10, 5) | PN(swizzled[1], 5, 5) | PN(swizzled[2… in setPixel()
1302 const Vec4 swizzled = swizzleRB(color, TextureFormat::RGBA, m_format.order); in setPixel() local
1303 …deUint16*)pixelPtr) = (deUint16)(PN(swizzled[0], 12, 4) | PN(swizzled[1], 8, 4) | PN(swizzled[2], … in setPixel()
1309 const UVec4 swizzled = swizzleRB(color.cast<deUint32>(), TextureFormat::RGBA, m_format.order); in setPixel() local
1310 …deUint16*)pixelPtr) = (deUint16)(PU(swizzled[0], 12, 4) | PU(swizzled[1], 8, 4) | PU(swizzled[2], … in setPixel()
[all …]
|
| /external/mesa3d/src/intel/vulkan/ |
| D | anv_gem.c | 228 bool swizzled = false; in anv_gem_get_bit6_swizzle() local
257 swizzled = get_tiling.swizzle_mode != I915_BIT_6_SWIZZLE_NONE; in anv_gem_get_bit6_swizzle()
265 return swizzled; in anv_gem_get_bit6_swizzle()
|
| D | anv_device.c | 171 bool swizzled = anv_gem_get_bit6_swizzle(fd, I915_TILING_X); in anv_physical_device_init() local
216 isl_device_init(&device->isl_dev, &device->info, swizzled); in anv_physical_device_init()
|
| /external/mesa3d/src/gallium/drivers/vc4/ |
| D | vc4_nir_lower_blend.c | 507 nir_ssa_def *swizzled[4]; in vc4_nir_swizzle_and_pack() local
509 swizzled[i] = vc4_nir_get_swizzled_channel(b, colors, in vc4_nir_swizzle_and_pack()
515 swizzled[0], swizzled[1], in vc4_nir_swizzle_and_pack()
516 swizzled[2], swizzled[3])); in vc4_nir_swizzle_and_pack()
|
| /external/mesa3d/src/compiler/nir/ |
| D | nir_lower_tex.c | 633 nir_ssa_def *swizzled; in swizzle_result() local
640 swizzled = get_zero_or_one(b, tex->dest_type, swizzle[tex->component]); in swizzle_result()
648 swizzled = nir_swizzle(b, &tex->dest.ssa, swiz, 4, false); in swizzle_result()
658 swizzled = nir_vec(b, srcs, 4); in swizzle_result()
662 nir_ssa_def_rewrite_uses_after(&tex->dest.ssa, nir_src_for_ssa(swizzled), in swizzle_result()
663 swizzled->parent_instr); in swizzle_result()
|
| /external/mesa3d/src/gallium/drivers/nouveau/nv30/ |
| D | nv30_resource.h | 35 bool swizzled; member
|
| D | nv30_clear.c | 121 if (nv30_miptree(ps->texture)->swizzled) { in nv30_clear_render_target()
181 if (nv30_miptree(ps->texture)->swizzled) { in nv30_clear_depth_stencil()
|
| D | nv30_state.c | 381 if (color_mt->swizzled != zeta_mt->swizzled || in nv30_set_framebuffer_state()
382 (color_mt->swizzled && in nv30_set_framebuffer_state()
|
| D | nv30_miptree.c | 102 if (mt->swizzled) { in define_rect()
422 mt->swizzled = true; in nv30_miptree_create()
525 if (mt->swizzled) in nv30_miptree_surface_new()
|
| D | nv30_state_validate.c | 57 if (mt->swizzled) in nv30_validate_fb()
70 if (nv30_miptree(fb->zsbuf->texture)->swizzled) in nv30_validate_fb()
|
| D | nv30_texture.c | 290 if (!mt->swizzled) in nv30_sampler_view_create()
|
| /external/mesa3d/src/gallium/auxiliary/gallivm/ |
| D | lp_bld_swizzle.h | 109 LLVMValueRef *swizzled);
|
| D | lp_bld_swizzle.c | 605 LLVMValueRef *swizzled) in lp_build_swizzle_soa() argument
610 swizzled[chan] = lp_build_swizzle_soa_channel(bld, unswizzled, in lp_build_swizzle_soa()
|
| /external/mesa3d/src/gallium/drivers/svga/ |
| D | svga_tgsi_vgpu10.c | 1496 struct tgsi_full_src_register swizzled = *reg; in swizzle_src() local
1498 swizzled.Register.SwizzleX = get_swizzle(reg, swizzleX); in swizzle_src()
1499 swizzled.Register.SwizzleY = get_swizzle(reg, swizzleY); in swizzle_src()
1500 swizzled.Register.SwizzleZ = get_swizzle(reg, swizzleZ); in swizzle_src()
1501 swizzled.Register.SwizzleW = get_swizzle(reg, swizzleW); in swizzle_src()
1502 return swizzled; in swizzle_src()
1513 struct tgsi_full_src_register swizzled = *reg; in scalar_src() local
1515 swizzled.Register.SwizzleX = in scalar_src()
1516 swizzled.Register.SwizzleY = in scalar_src()
1517 swizzled.Register.SwizzleZ = in scalar_src()
[all …]
|
| /external/mesa3d/src/compiler/glsl/ |
| D | ir.cpp | 72 bool swizzled = false; in set_lhs() local
103 swizzled = true; in set_lhs()
106 if (swizzled) { in set_lhs()
|
| /external/mesa3d/src/gallium/drivers/r300/compiler/ |
| D | radeon_program_alu.c | 166 struct rc_src_register swizzled = reg; in swizzle() local
167 swizzled.Swizzle = combine_swizzles4(reg.Swizzle, x, y, z, w); in swizzle()
168 return swizzled; in swizzle()
|
| /external/mesa3d/src/mesa/drivers/dri/i965/ |
| D | brw_vec4_visitor.cpp | 1111 src_reg swizzled(dest); in emit_texture() local
1112 swizzled.swizzle = BRW_SWIZZLE4(SWIZZLE_W, SWIZZLE_W, in emit_texture()
1114 emit(MOV(dest, swizzled)); in emit_texture()
|
| D | intel_mipmap_tree.c | 2369 intel_offset_S8(uint32_t stride, uint32_t x, uint32_t y, bool swizzled) in intel_offset_S8() argument
2394 if (swizzled) { in intel_offset_S8()
|
| /external/mesa3d/src/gallium/docs/source/ |
| D | screen.rst | 167 state should be swizzled manually according to the swizzle in the sampler
|
| D | tgsi.rst | 2536 this will cause the resource data to be swizzled accordingly.
|
| /external/swiftshader/third_party/LLVM/lib/Target/X86/ |
| D | X86InstrSSE.td | 257 // swizzled by ExecutionDepsFix to pxor.
|
| /external/llvm/lib/Target/X86/ |
| D | X86InstrAVX512.td | 412 // swizzled by ExecutionDepsFix to pxor.
|
| D | X86InstrSSE.td | 467 // swizzled by ExecutionDepsFix to pxor.
|