Home
last modified time | relevance | path

Searched refs:sxtah (Results 1 – 25 of 35) sorted by relevance

12

/external/llvm/test/MC/ARM/
Dthumb2-dsp-diag.s5 sxtah r0, r0, r0 label
15 @ CHECK-7EM: sxtah r0, r0, r0 @ encoding: [0x00,0xfa,0x80,0xf0]
Ddiagnostics.s317 sxtah r9, r3, r3, ror #-8
339 @ CHECK-ERRORS: sxtah r9, r3, r3, ror #-8
Dbasic-arm-instructions.s3060 sxtah r1, r3, r9
3062 sxtah r3, r8, r3, ror #8
3064 sxtah r9, r3, r3, ror #24
3066 @ CHECK: sxtah r1, r3, r9 @ encoding: [0x79,0x10,0xb3,0xe6]
3068 @ CHECK: sxtah r3, r8, r3, ror #8 @ encoding: [0x73,0x34,0xb8,0xe6]
3070 @ CHECK: sxtah r9, r3, r3, ror #24 @ encoding: [0x73,0x9c,0xb3,0xe6]
Dbasic-thumb2-instructions.s3113 sxtah r1, r3, r9
3114 sxtah r3, r8, r3, ror #8
3115 sxtah r9, r3, r3, ror #24
3120 @ CHECK: sxtah r1, r3, r9 @ encoding: [0x03,0xfa,0x89,0xf1]
3121 @ CHECK: sxtah r3, r8, r3, ror #8 @ encoding: [0x08,0xfa,0x93,0xf3]
3122 @ CHECK: sxtah r9, r3, r3, ror #24 @ encoding: [0x03,0xfa,0xb3,0xf9]
/external/llvm/test/CodeGen/Thumb2/
Dthumb2-sxt_rot.ll35 ; CHECK: sxtah r0, r0, r1, ror #8
/external/llvm/test/MC/Disassembler/ARM/
Dunpredictable-AExtI-arm.txt21 # CHECK: sxtah
Dthumb2.txt2141 # CHECK: sxtah r1, r3, r9
2142 # CHECK: sxtah r3, r8, r3, ror #8
2143 # CHECK: sxtah r9, r3, r3, ror #24
Dbasic-arm-instructions.txt2076 # CHECK: sxtah r1, r3, r9
2078 # CHECK: sxtah r3, r8, r3, ror #8
2080 # CHECK: sxtah r9, r3, r3, ror #24
/external/swiftshader/third_party/LLVM/test/MC/ARM/
Ddiagnostics.s248 sxtah r9, r3, r3, ror #-8
270 @ CHECK-ERRORS: sxtah r9, r3, r3, ror #-8
Dbasic-arm-instructions.s2178 sxtah r1, r3, r9
2180 sxtah r3, r8, r3, ror #8
2182 sxtah r9, r3, r3, ror #24
2184 @ CHECK: sxtah r1, r3, r9 @ encoding: [0x79,0x10,0xb3,0xe6]
2186 @ CHECK: sxtah r3, r8, r3, ror #8 @ encoding: [0x73,0x34,0xb8,0xe6]
2188 @ CHECK: sxtah r9, r3, r3, ror #24 @ encoding: [0x73,0x9c,0xb3,0xe6]
Dbasic-thumb2-instructions.s2616 sxtah r1, r3, r9
2617 sxtah r3, r8, r3, ror #8
2618 sxtah r9, r3, r3, ror #24
2623 @ CHECK: sxtah r1, r3, r9 @ encoding: [0x03,0xfa,0x89,0xf1]
2624 @ CHECK: sxtah r3, r8, r3, ror #8 @ encoding: [0x08,0xfa,0x93,0xf3]
2625 @ CHECK: sxtah r9, r3, r3, ror #24 @ encoding: [0x03,0xfa,0xb3,0xf9]
/external/valgrind/none/tests/arm/
Dv6media.stdout.exp3240 sxtah r0, r1, r2, ROR #24 :: rd 0x3141724e rm 0x31415927, rn 0x27182819, carryin 0, cpsr 0x00000000…
3241 sxtah r0, r1, r2, ROR #16 :: rd 0x3141803f rm 0x31415927, rn 0x27182819, carryin 0, cpsr 0x00000000…
3242 sxtah r0, r1, r2, ROR #8 :: rd 0x3141714f rm 0x31415927, rn 0x27182819, carryin 0, cpsr 0x00000000…
3243 sxtah r0, r1, r2, ROR #0 :: rd 0x31418140 rm 0x31415927, rn 0x27182819, carryin 0, cpsr 0x00000000…
3244 sxtah r0, r1, r2, ROR #24 :: rd 0x3141724e rm 0x31415927, rn 0x27189819, carryin 0, cpsr 0x00000000…
3245 sxtah r0, r1, r2, ROR #16 :: rd 0x3141803f rm 0x31415927, rn 0x27189819, carryin 0, cpsr 0x00000000…
3246 sxtah r0, r1, r2, ROR #8 :: rd 0x314171bf rm 0x31415927, rn 0x27189819, carryin 0, cpsr 0x00000000…
3247 sxtah r0, r1, r2, ROR #0 :: rd 0x3140f140 rm 0x31415927, rn 0x27189819, carryin 0, cpsr 0x00000000…
3248 sxtah r0, r1, r2, ROR #24 :: rd 0xf7b0709c rm 0xf7b0b13e, rn 0x5e4b1cbf, carryin 0, cpsr 0x00000000…
3249 sxtah r0, r1, r2, ROR #24 :: rd 0x44de28ef rm 0x44de5ca9, rn 0x464a21cc, carryin 0, cpsr 0x00000000…
[all …]
Dv6intARM.stdout.exp761 sxtah r0, r1, r2, ROR #24 :: rd 0x3141724e rm 0x31415927, rn 0x27182819, carryin 0, cpsr 0x00000000…
762 sxtah r0, r1, r2, ROR #16 :: rd 0x3141803f rm 0x31415927, rn 0x27182819, carryin 0, cpsr 0x00000000…
763 sxtah r0, r1, r2, ROR #8 :: rd 0x3141714f rm 0x31415927, rn 0x27182819, carryin 0, cpsr 0x00000000…
764 sxtah r0, r1, r2, ROR #0 :: rd 0x31418140 rm 0x31415927, rn 0x27182819, carryin 0, cpsr 0x00000000…
765 sxtah r0, r1, r2, ROR #24 :: rd 0x3141724e rm 0x31415927, rn 0x27189819, carryin 0, cpsr 0x00000000…
766 sxtah r0, r1, r2, ROR #16 :: rd 0x3141803f rm 0x31415927, rn 0x27189819, carryin 0, cpsr 0x00000000…
767 sxtah r0, r1, r2, ROR #8 :: rd 0x314171bf rm 0x31415927, rn 0x27189819, carryin 0, cpsr 0x00000000…
768 sxtah r0, r1, r2, ROR #0 :: rd 0x3140f140 rm 0x31415927, rn 0x27189819, carryin 0, cpsr 0x00000000…
/external/capstone/suite/MC/ARM/
Dbasic-arm-instructions.s.cs857 0x79,0x10,0xb3,0xe6 = sxtah r1, r3, r9
859 0x73,0x34,0xb8,0xe6 = sxtah r3, r8, r3, ror #8
861 0x73,0x9c,0xb3,0xe6 = sxtah r9, r3, r3, ror #24
Dbasic-thumb2-instructions.s.cs1007 0x03,0xfa,0x89,0xf1 = sxtah r1, r3, r9
1008 0x08,0xfa,0x93,0xf3 = sxtah r3, r8, r3, ror #8
1009 0x03,0xfa,0xb3,0xf9 = sxtah r9, r3, r3, ror #24
/external/swiftshader/third_party/LLVM/test/MC/Disassembler/ARM/
Dbasic-arm-instructions.txt1911 # CHECK: sxtah r1, r3, r9
1913 # CHECK: sxtah r3, r8, r3, ror #8
1915 # CHECK: sxtah r9, r3, r3, ror #24
Dthumb2.txt1990 # CHECK: sxtah r1, r3, r9
1991 # CHECK: sxtah r3, r8, r3, ror #8
1992 # CHECK: sxtah r9, r3, r3, ror #24
/external/vixl/test/aarch32/
Dtest-assembler-cond-rd-rn-operand-rm-a32.cc74 M(sxtah) \
Dtest-assembler-cond-rd-rn-operand-rm-t32.cc74 M(sxtah) \
Dtest-assembler-cond-rd-rn-operand-rm-ror-amount-t32.cc54 M(sxtah) \
Dtest-assembler-cond-rd-rn-operand-rm-ror-amount-a32.cc54 M(sxtah) \
/external/v8/src/arm/
Dassembler-arm.h991 void sxtah(Register dst, Register src1, Register src2, int rotate = 0,
/external/v8/src/compiler/arm/
Dcode-generator-arm.cc990 __ sxtah(i.OutputRegister(), i.InputRegister(0), i.InputRegister(1), in AssembleArchInstruction() local
/external/vixl/src/aarch32/
Dassembler-aarch32.h3523 void sxtah(Condition cond, Register rd, Register rn, const Operand& operand);
3524 void sxtah(Register rd, Register rn, const Operand& operand) { in sxtah() function
3525 sxtah(al, rd, rn, operand); in sxtah()
Ddisasm-aarch32.h1334 void sxtah(Condition cond, Register rd, Register rn, const Operand& operand);

12