Home
last modified time | relevance | path

Searched refs:var16 (Results 1 – 12 of 12) sorted by relevance

/external/llvm/test/CodeGen/AArch64/
Dcode-model-large-abs.ll4 @var16 = global i16 0
32 %val = load i16, i16* @var16
34 ; CHECK: movz x[[ADDR_REG:[0-9]+]], #:abs_g3:var16
35 ; CHECK: movk x[[ADDR_REG]], #:abs_g2_nc:var16
36 ; CHECK: movk x[[ADDR_REG]], #:abs_g1_nc:var16
37 ; CHECK: movk x[[ADDR_REG]], #:abs_g0_nc:var16
Darm64-code-model-large-abs.ll4 @var16 = global i16 0
32 %val = load i16, i16* @var16
34 ; CHECK: movz x[[ADDR_REG:[0-9]+]], #:abs_g3:var16
35 ; CHECK: movk x[[ADDR_REG]], #:abs_g2_nc:var16
36 ; CHECK: movk x[[ADDR_REG]], #:abs_g1_nc:var16
37 ; CHECK: movk x[[ADDR_REG]], #:abs_g0_nc:var16
Darm64-elf-globals.ll7 @var16 = external global i16, align 2
34 %val = load i16, i16* @var16, align 2
35 store i16 %new, i16* @var16
38 ; CHECK: adrp x[[HIREG:[0-9]+]], var16
39 ; CHECK: ldrh {{w[0-9]+}}, [x[[HIREG]], :lo12:var16]
40 ; CHECK: strh {{w[0-9]+}}, [x[[HIREG]], :lo12:var16]
42 ; CHECK-FAST: adrp x[[HIREG:[0-9]+]], var16
43 ; CHECK-FAST: ldrh {{w[0-9]+}}, [x[[HIREG]], :lo12:var16]
Datomic-ops.ll11 @var16 = global i16 0
37 %old = atomicrmw add i16* @var16, i16 %offset acquire
39 ; CHECK: adrp [[TMPADDR:x[0-9]+]], var16
40 ; CHECK: add x[[ADDR:[0-9]+]], [[TMPADDR]], {{#?}}:lo12:var16
117 %old = atomicrmw sub i16* @var16, i16 %offset release
119 ; CHECK: adrp [[TMPADDR:x[0-9]+]], var16
120 ; CHECK: add x[[ADDR:[0-9]+]], [[TMPADDR]], {{#?}}:lo12:var16
197 %old = atomicrmw and i16* @var16, i16 %offset monotonic
199 ; CHECK: adrp [[TMPADDR:x[0-9]+]], var16
200 ; CHECK: add x[[ADDR:[0-9]+]], [[TMPADDR]], {{#?}}:lo12:var16
[all …]
Daddsub_ext.ll4 @var16 = global i16 0
143 %val16_tmp = load i16, i16* @var16
218 %val16_tmp = load i16, i16* @var16
/external/llvm/test/MC/AArch64/
Delf-globaladdress.ll10 @var16 = global i16 0
18 %val16 = load i16, i16* @var16
19 store volatile i16 %val16, i16* @var16
46 ; OBJ: 0x{{[0-9,A-F]+}} R_AARCH64_ADR_PREL_PG_HI21 var16
47 ; OBJ: 0x{{[0-9,A-F]+}} R_AARCH64_LDST16_ABS_LO12_NC var16
/external/llvm/test/CodeGen/ARM/
Datomic-ops-v8.ll7 @var16 = global i16 0
36 %old = atomicrmw add i16* @var16, i16 %offset acquire
39 ; CHECK: movw r[[ADDR:[0-9]+]], :lower16:var16
40 ; CHECK: movt r[[ADDR]], :upper16:var16
132 %old = atomicrmw sub i16* @var16, i16 %offset release
135 ; CHECK: movw r[[ADDR:[0-9]+]], :lower16:var16
136 ; CHECK: movt r[[ADDR]], :upper16:var16
228 %old = atomicrmw and i16* @var16, i16 %offset monotonic
231 ; CHECK: movw r[[ADDR:[0-9]+]], :lower16:var16
232 ; CHECK: movt r[[ADDR]], :upper16:var16
[all …]
Dpreferred-align.ll18 @var16 = global i16 zeroinitializer
20 ; CHECK: .globl var16
/external/llvm/test/CodeGen/PowerPC/
Dfloat-asmprint.ll11 @var16 = global half -0.0, align 2
31 ; CHECK: var16:
/external/llvm/test/CodeGen/X86/
Dfloat-asmprint.ll11 @var16 = global half -0.0, align 2
40 ; CHECK: var16:
Dbswap.ll80 @var16 = global i16 0
94 %init = load i16, i16* @var16
143 %init = load i16, i16* @var16
/external/libvpx/libvpx/vp9/encoder/
Dvp9_encodeframe.c4497 diff *var16 = cpi->source_diff_var; in set_var_thresh_from_histogram() local
4511 &var16->sse, &var16->sum); in set_var_thresh_from_histogram()
4512 var16->var = variance(var16); in set_var_thresh_from_histogram()
4516 &var16->sse, &var16->sum); in set_var_thresh_from_histogram()
4517 var16->var = variance_highbd(var16); in set_var_thresh_from_histogram()
4521 &var16->sse, &var16->sum); in set_var_thresh_from_histogram()
4522 var16->var = variance_highbd(var16); in set_var_thresh_from_histogram()
4531 vpx_get16x16var(src, src_stride, last_src, last_stride, &var16->sse, in set_var_thresh_from_histogram()
4532 &var16->sum); in set_var_thresh_from_histogram()
4533 var16->var = variance(var16); in set_var_thresh_from_histogram()
[all …]