Home
last modified time | relevance | path

Searched defs:RegWidth (Results 1 – 8 of 8) sorted by relevance

/external/llvm/lib/Target/AArch64/MCTargetDesc/
DAArch64AddressingModes.h756 inline static bool isAnyMOVZMovAlias(uint64_t Value, int RegWidth) { in isAnyMOVZMovAlias()
764 inline static bool isMOVZMovAlias(uint64_t Value, int Shift, int RegWidth) { in isMOVZMovAlias()
775 inline static bool isMOVNMovAlias(uint64_t Value, int Shift, int RegWidth) { in isMOVNMovAlias()
787 inline static bool isAnyMOVWMovAlias(uint64_t Value, int RegWidth) { in isAnyMOVWMovAlias()
/external/llvm/lib/Target/AArch64/InstPrinter/
DAArch64InstPrinter.cpp229 int RegWidth = Opcode == AArch64::MOVZXi ? 64 : 32; in printInst() local
243 int RegWidth = Opcode == AArch64::MOVNXi ? 64 : 32; in printInst() local
260 int RegWidth = Opcode == AArch64::ORRXri ? 64 : 32; in printInst() local
/external/llvm/lib/Target/AMDGPU/AsmParser/
DAMDGPUAsmParser.cpp741 static int getRegClass(RegisterKind Is, unsigned RegWidth) { in getRegClass()
804 bool AMDGPUAsmParser::AddNextRegisterToList(unsigned& Reg, unsigned& RegWidth, RegisterKind RegKind… in AddNextRegisterToList()
825 …er::ParseAMDGPURegister(RegisterKind& RegKind, unsigned& Reg, unsigned& RegNum, unsigned& RegWidth) in ParseAMDGPURegister()
958 unsigned Reg, RegNum, RegWidth; in parseRegister() local
/external/llvm/lib/Target/AArch64/AsmParser/
DAArch64AsmParser.cpp3793 uint64_t RegWidth = 0; in MatchAndEmitInstruction() local
3849 uint64_t RegWidth = 0; in MatchAndEmitInstruction() local
3913 uint64_t RegWidth = 0; in MatchAndEmitInstruction() local
/external/swiftshader/third_party/LLVM/include/llvm/Target/
DTargetLowering.h580 unsigned RegWidth = getRegisterType(Context, VT).getSizeInBits(); in getNumRegisters() local
/external/llvm/lib/Target/AArch64/
DAArch64ISelDAGToDAG.cpp2348 unsigned RegWidth) { in SelectCVTFixedPosOperand()
/external/llvm/include/llvm/Target/
DTargetLowering.h876 unsigned RegWidth = getRegisterType(Context, VT).getSizeInBits(); in getNumRegisters() local
/external/llvm/lib/CodeGen/
DCodeGenPrepare.cpp4780 unsigned RegWidth = RegType.getSizeInBits(); in optimizeSwitchInst() local