• Home
  • Raw
  • Download

Lines Matching refs:mtspr

98 	mtspr	SPRN_SRR1,r0
101 mtspr SPRN_SRR0,r0
112 mtspr SPRN_SPRG0,r10; \
113 mtspr SPRN_SPRG1,r11; \
296 mtspr SPRN_M_TW, r10 /* Save a couple of working registers */
308 mtspr SPRN_MD_EPN, r10 /* Have to use MD_EPN for walk, MI_EPN can't */
329 mtspr SPRN_MI_TWC, r11 /* Set segment attributes */
331 mtspr SPRN_MD_TWC, r11 /* Load pte table base address */
357 mtspr SPRN_MI_RPN, r10 /* Update TLB entry */
374 mtspr SPRN_M_TW, r10 /* Save a couple of working registers */
397 mtspr SPRN_MD_TWC, r11 /* Load pte table base address */
409 mtspr SPRN_MD_TWC, r11
433 mtspr SPRN_MD_RPN, r10 /* Update TLB entry */
466 mtspr SPRN_M_TW, r10 /* Save a couple of working registers */
499 mtspr SPRN_MD_EPN, r11
520 mtspr SPRN_MD_TWC, r11 /* Load pte table base address */
551 mtspr SPRN_MD_RPN, r10 /* Update TLB entry */
605 mtspr SPRN_SPRG3,r4
607 mtspr SPRN_SPRG2,r3 /* 0 => r1 has kernel sp */
648 mtspr SPRN_M_TWB, r6
653 mtspr SPRN_SRR0,r4
654 mtspr SPRN_SRR1,r3
676 mtspr SPRN_SRR0,r3
677 mtspr SPRN_SRR1,r4
696 mtspr SPRN_MI_CTR, r8 /* Set instruction MMU control */
708 mtspr SPRN_MD_CTR, r10 /* Set data TLB control */
716 mtspr SPRN_MI_EPN, r8
717 mtspr SPRN_MD_EPN, r8
720 mtspr SPRN_MI_TWC, r8
721 mtspr SPRN_MD_TWC, r8
723 mtspr SPRN_MI_RPN, r8 /* Store TLB entry */
724 mtspr SPRN_MD_RPN, r8
726 mtspr SPRN_MI_AP, r8
727 mtspr SPRN_MD_AP, r8
734 mtspr SPRN_MD_CTR, r10
741 mtspr SPRN_MD_EPN, r8
744 mtspr SPRN_MD_TWC, r8
747 mtspr SPRN_MD_RPN, r8
753 mtspr SPRN_MD_CTR, r10
758 mtspr SPRN_MD_EPN, r8
761 mtspr SPRN_MD_TWC, r9
764 mtspr SPRN_MD_RPN, r11
767 mtspr SPRN_MD_EPN, r8
768 mtspr SPRN_MD_TWC, r9
770 mtspr SPRN_MD_RPN, r11
778 mtspr SPRN_IC_CST, r8
779 mtspr SPRN_DC_CST, r8
781 mtspr SPRN_IC_CST, r8
783 mtspr SPRN_DC_CST, r8
789 mtspr SPRN_DC_CST, r8
791 mtspr SPRN_DC_CST, r8
822 mtspr SPRN_M_TWB, r4 /* Update MMU base address */
826 mtspr SPRN_M_CASID, r3 /* Update context */
828 mtspr SPRN_M_CASID,r3 /* Update context */
830 mtspr SPRN_M_TWB, r4 /* and pgd */
848 mtspr 22, r3 /* Update Decrementer */