• Home
  • Line#
  • Scopes#
  • Navigate#
  • Raw
  • Download
1menu "Platform support"
2
3config PPC_MULTIPLATFORM
4	bool
5	depends on PPC64 || 6xx
6	default y
7
8config CLASSIC32
9	def_bool y
10	depends on 6xx && PPC_MULTIPLATFORM
11
12source "arch/powerpc/platforms/pseries/Kconfig"
13source "arch/powerpc/platforms/iseries/Kconfig"
14source "arch/powerpc/platforms/chrp/Kconfig"
15source "arch/powerpc/platforms/512x/Kconfig"
16source "arch/powerpc/platforms/52xx/Kconfig"
17source "arch/powerpc/platforms/powermac/Kconfig"
18source "arch/powerpc/platforms/prep/Kconfig"
19source "arch/powerpc/platforms/maple/Kconfig"
20source "arch/powerpc/platforms/pasemi/Kconfig"
21source "arch/powerpc/platforms/ps3/Kconfig"
22source "arch/powerpc/platforms/cell/Kconfig"
23source "arch/powerpc/platforms/8xx/Kconfig"
24source "arch/powerpc/platforms/82xx/Kconfig"
25source "arch/powerpc/platforms/83xx/Kconfig"
26source "arch/powerpc/platforms/85xx/Kconfig"
27source "arch/powerpc/platforms/86xx/Kconfig"
28source "arch/powerpc/platforms/embedded6xx/Kconfig"
29source "arch/powerpc/platforms/44x/Kconfig"
30source "arch/powerpc/platforms/40x/Kconfig"
31
32config PPC_NATIVE
33	bool
34	depends on PPC_MULTIPLATFORM
35	help
36	  Support for running natively on the hardware, i.e. without
37	  a hypervisor. This option is not user-selectable but should
38	  be selected by all platforms that need it.
39
40config UDBG_RTAS_CONSOLE
41	bool "RTAS based debug console"
42	depends on PPC_RTAS
43	default n
44
45config PPC_UDBG_BEAT
46	bool "BEAT based debug console"
47	depends on PPC_CELLEB
48	default n
49
50config XICS
51	depends on PPC_PSERIES
52	bool
53	default y
54
55config IPIC
56	bool
57	default n
58
59config MPIC
60	bool
61	default n
62
63config MPIC_WEIRD
64	bool
65	default n
66
67config PPC_I8259
68	bool
69	default n
70
71config U3_DART
72	bool
73	depends on PPC_MULTIPLATFORM && PPC64
74	default n
75
76config PPC_RTAS
77	bool
78	default n
79
80config RTAS_ERROR_LOGGING
81	bool
82	depends on PPC_RTAS
83	default n
84
85config RTAS_PROC
86	bool "Proc interface to RTAS"
87	depends on PPC_RTAS
88	default y
89
90config RTAS_FLASH
91	tristate "Firmware flash interface"
92	depends on PPC64 && RTAS_PROC
93
94config PPC_PMI
95	tristate "Support for PMI"
96	depends on PPC_IBM_CELL_BLADE
97	help
98	  PMI (Platform Management Interrupt) is a way to
99	  communicate with the BMC (Baseboard Management Controller).
100	  It is used in some IBM Cell blades.
101	default m
102
103config MMIO_NVRAM
104	bool
105	default n
106
107config MPIC_U3_HT_IRQS
108	bool
109	depends on PPC_MAPLE
110	default y
111
112config MPIC_BROKEN_REGREAD
113	bool
114	depends on MPIC
115	help
116	  This option enables a MPIC driver workaround for some chips
117	  that have a bug that causes some interrupt source information
118	  to not read back properly. It is safe to use on other chips as
119	  well, but enabling it uses about 8KB of memory to keep copies
120	  of the register contents in software.
121
122config IBMVIO
123	depends on PPC_PSERIES || PPC_ISERIES
124	bool
125	default y
126
127config IBMEBUS
128	depends on PPC_PSERIES
129	bool "Support for GX bus based adapters"
130	help
131	  Bus device driver for GX bus based adapters.
132
133config PPC_MPC106
134	bool
135	default n
136
137config PPC_970_NAP
138	bool
139	default n
140
141config PPC_INDIRECT_IO
142	bool
143	select GENERIC_IOMAP
144	default n
145
146config GENERIC_IOMAP
147	bool
148	default n
149
150source "drivers/cpufreq/Kconfig"
151
152menu "CPU Frequency drivers"
153	depends on CPU_FREQ
154
155config CPU_FREQ_PMAC
156	bool "Support for Apple PowerBooks"
157	depends on ADB_PMU && PPC32
158	select CPU_FREQ_TABLE
159	help
160	  This adds support for frequency switching on Apple PowerBooks,
161	  this currently includes some models of iBook & Titanium
162	  PowerBook.
163
164config CPU_FREQ_PMAC64
165	bool "Support for some Apple G5s"
166	depends on PPC_PMAC && PPC64
167	select CPU_FREQ_TABLE
168	help
169	  This adds support for frequency switching on Apple iMac G5,
170	  and some of the more recent desktop G5 machines as well.
171
172config PPC_PASEMI_CPUFREQ
173	bool "Support for PA Semi PWRficient"
174	depends on PPC_PASEMI
175	default y
176	select CPU_FREQ_TABLE
177	help
178	  This adds the support for frequency switching on PA Semi
179	  PWRficient processors.
180
181endmenu
182
183config PPC601_SYNC_FIX
184	bool "Workarounds for PPC601 bugs"
185	depends on 6xx && (PPC_PREP || PPC_PMAC)
186	help
187	  Some versions of the PPC601 (the first PowerPC chip) have bugs which
188	  mean that extra synchronization instructions are required near
189	  certain instructions, typically those that make major changes to the
190	  CPU state.  These extra instructions reduce performance slightly.
191	  If you say N here, these extra instructions will not be included,
192	  resulting in a kernel which will run faster but may not run at all
193	  on some systems with the PPC601 chip.
194
195	  If in doubt, say Y here.
196
197config TAU
198	bool "On-chip CPU temperature sensor support"
199	depends on CLASSIC32
200	help
201	  G3 and G4 processors have an on-chip temperature sensor called the
202	  'Thermal Assist Unit (TAU)', which, in theory, can measure the on-die
203	  temperature within 2-4 degrees Celsius. This option shows the current
204	  on-die temperature in /proc/cpuinfo if the cpu supports it.
205
206	  Unfortunately, on some chip revisions, this sensor is very inaccurate
207	  and in many cases, does not work at all, so don't assume the cpu
208	  temp is actually what /proc/cpuinfo says it is.
209
210config TAU_INT
211	bool "Interrupt driven TAU driver (DANGEROUS)"
212	depends on TAU
213	---help---
214	  The TAU supports an interrupt driven mode which causes an interrupt
215	  whenever the temperature goes out of range. This is the fastest way
216	  to get notified the temp has exceeded a range. With this option off,
217	  a timer is used to re-check the temperature periodically.
218
219	  However, on some cpus it appears that the TAU interrupt hardware
220	  is buggy and can cause a situation which would lead unexplained hard
221	  lockups.
222
223	  Unless you are extending the TAU driver, or enjoy kernel/hardware
224	  debugging, leave this option off.
225
226config TAU_AVERAGE
227	bool "Average high and low temp"
228	depends on TAU
229	---help---
230	  The TAU hardware can compare the temperature to an upper and lower
231	  bound.  The default behavior is to show both the upper and lower
232	  bound in /proc/cpuinfo. If the range is large, the temperature is
233	  either changing a lot, or the TAU hardware is broken (likely on some
234	  G4's). If the range is small (around 4 degrees), the temperature is
235	  relatively stable.  If you say Y here, a single temperature value,
236	  halfway between the upper and lower bounds, will be reported in
237	  /proc/cpuinfo.
238
239	  If in doubt, say N here.
240
241config QUICC_ENGINE
242	bool "Freescale QUICC Engine (QE) Support"
243	depends on FSL_SOC
244	select PPC_LIB_RHEAP
245	select CRC32
246	help
247	  The QUICC Engine (QE) is a new generation of communications
248	  coprocessors on Freescale embedded CPUs (akin to CPM in older chips).
249	  Selecting this option means that you wish to build a kernel
250	  for a machine with a QE coprocessor.
251
252config QE_GPIO
253	bool "QE GPIO support"
254	depends on QUICC_ENGINE
255	select GENERIC_GPIO
256	select ARCH_REQUIRE_GPIOLIB
257	help
258	  Say Y here if you're going to use hardware that connects to the
259	  QE GPIOs.
260
261config CPM2
262	bool "Enable support for the CPM2 (Communications Processor Module)"
263	depends on MPC85xx || 8260
264	select CPM
265	select PPC_LIB_RHEAP
266	select PPC_PCI_CHOICE
267	select ARCH_REQUIRE_GPIOLIB
268	select GENERIC_GPIO
269	help
270	  The CPM2 (Communications Processor Module) is a coprocessor on
271	  embedded CPUs made by Freescale.  Selecting this option means that
272	  you wish to build a kernel for a machine with a CPM2 coprocessor
273	  on it (826x, 827x, 8560).
274
275config AXON_RAM
276	tristate "Axon DDR2 memory device driver"
277	depends on PPC_IBM_CELL_BLADE
278	default m
279	help
280	  It registers one block device per Axon's DDR2 memory bank found
281	  on a system. Block devices are called axonram?, their major and
282	  minor numbers are available in /proc/devices, /proc/partitions or
283	  in /sys/block/axonram?/dev.
284
285config FSL_ULI1575
286	bool
287	default n
288	select GENERIC_ISA_DMA
289	help
290	  Supports for the ULI1575 PCIe south bridge that exists on some
291	  Freescale reference boards. The boards all use the ULI in pretty
292	  much the same way.
293
294config CPM
295	bool
296	select PPC_CLOCK
297
298config OF_RTC
299	bool
300	help
301	  Uses information from the OF or flattened device tree to instatiate
302	  platform devices for direct mapped RTC chips like the DS1742 or DS1743.
303
304source "arch/powerpc/sysdev/bestcomm/Kconfig"
305
306config MPC8xxx_GPIO
307	bool "MPC8xxx GPIO support"
308	depends on PPC_MPC831x || PPC_MPC834x || PPC_MPC837x || PPC_85xx || PPC_86xx
309	select GENERIC_GPIO
310	select ARCH_REQUIRE_GPIOLIB
311	help
312	  Say Y here if you're going to use hardware that connects to the
313	  MPC831x/834x/837x/8572/8610 GPIOs.
314
315config SIMPLE_GPIO
316	bool "Support for simple, memory-mapped GPIO controllers"
317	depends on PPC
318	select GENERIC_GPIO
319	select ARCH_REQUIRE_GPIOLIB
320	help
321	  Say Y here to support simple, memory-mapped GPIO controllers.
322	  These are usually BCSRs used to control board's switches, LEDs,
323	  chip-selects, Ethernet/USB PHY's power and various other small
324	  on-board peripherals.
325
326config MCU_MPC8349EMITX
327	tristate "MPC8349E-mITX MCU driver"
328	depends on I2C && PPC_83xx
329	select GENERIC_GPIO
330	select ARCH_REQUIRE_GPIOLIB
331	help
332	  Say Y here to enable soft power-off functionality on the Freescale
333	  boards with the MPC8349E-mITX-compatible MCU chips. This driver will
334	  also register MCU GPIOs with the generic GPIO API, so you'll able
335	  to use MCU pins as GPIOs.
336
337endmenu
338