Home
last modified time | relevance | path

Searched defs:MDMA_D1_IRQ_STATUS (Results 1 – 5 of 5) sorted by relevance

/arch/blackfin/mach-bf533/include/mach/
DdefBF532.h354 #define MDMA_D1_IRQ_STATUS 0xFFC00EA8 /* MemDMA Stream 1 Destination Interrupt/Status Register */ macro
/arch/blackfin/mach-bf518/include/mach/
DdefBF51x_base.h455 #define MDMA_D1_IRQ_STATUS 0xFFC00FA8 /* MemDMA Stream 1 Destination Interrupt/Status Register */ macro
/arch/blackfin/mach-bf527/include/mach/
DdefBF52x_base.h455 #define MDMA_D1_IRQ_STATUS 0xFFC00FA8 /* MemDMA Stream 1 Destination Interrupt/Status Register */ macro
/arch/blackfin/mach-bf537/include/mach/
DdefBF534.h433 #define MDMA_D1_IRQ_STATUS 0xFFC00FA8 /* MemDMA Stream 1 Destination Interrupt/Status Register … macro
/arch/blackfin/mach-bf548/include/mach/
DdefBF54x_base.h460 #define MDMA_D1_IRQ_STATUS 0xffc00fa8 /* Memory DMA Stream 1 Destination Interrupt… macro