Home
last modified time | relevance | path

Searched refs:SPI1_CTL (Results 1 – 5 of 5) sorted by relevance

/arch/blackfin/mach-bf518/include/mach/
DdefBF51x_base.h112 #define SPI1_CTL 0xFFC03400 /* SPI Control Register */ macro
/arch/blackfin/mach-bf538/include/mach/
DdefBF539.h770 #define SPI1_CTL 0xFFC02300 /* SPI1 Control Register */ macro
777 #define SPI1_REGBASE SPI1_CTL
DcdefBF538.h190 #define bfin_read_SPI1_CTL() bfin_read16(SPI1_CTL)
191 #define bfin_write_SPI1_CTL(val) bfin_write16(SPI1_CTL, val)
/arch/blackfin/mach-bf548/include/mach/
DdefBF54x_base.h988 #define SPI1_CTL 0xffc02300 /* SPI1 Control Register */ macro
DcdefBF54x_base.h1676 #define bfin_read_SPI1_CTL() bfin_read16(SPI1_CTL)
1677 #define bfin_write_SPI1_CTL(val) bfin_write16(SPI1_CTL, val)