Home
last modified time | relevance | path

Searched refs:TIMER_ENABLE0 (Results 1 – 3 of 3) sorted by relevance

/arch/blackfin/include/asm/
Dgptimers.h34 # define TIMER0_GROUP_REG TIMER_ENABLE0
/arch/blackfin/mach-bf548/include/mach/
DdefBF54x_base.h709 #define TIMER_ENABLE0 0xffc01680 /* Timer Group of 8 Enable Register */ macro
DcdefBF54x_base.h1173 #define bfin_read_TIMER_ENABLE0() bfin_read16(TIMER_ENABLE0)
1174 #define bfin_write_TIMER_ENABLE0(val) bfin_write16(TIMER_ENABLE0, val)