Home
last modified time | relevance | path

Searched refs:fcr (Results 1 – 15 of 15) sorted by relevance

/arch/m68k/include/asm/
Dsun3xflop.h39 unsigned char fcr; member
86 unsigned char fcr = sun3x_fdc.fcr; in sun3x_82072_fd_outb() local
89 fcr |= (FCR_DSEL0 | FCR_MTRON); in sun3x_82072_fd_outb()
91 fcr &= ~(FCR_DSEL0 | FCR_MTRON); in sun3x_82072_fd_outb()
94 if(fcr != sun3x_fdc.fcr) { in sun3x_82072_fd_outb()
95 *(sun3x_fdc.fcr_r) = fcr; in sun3x_82072_fd_outb()
96 sun3x_fdc.fcr = fcr; in sun3x_82072_fd_outb()
227 sun3x_fdc.fcr = 0; in sun3xflop_init()
251 sun3x_fdc.fcr |= (FCR_DSEL0 | FCR_EJECT); in sun3x_eject()
252 *(sun3x_fdc.fcr_r) = sun3x_fdc.fcr; in sun3x_eject()
[all …]
/arch/ia64/ia32/
Dia32_traps.c95 unsigned long fsr, fcr; in ia32_exception() local
98 fcr = ia64_getreg(_IA64_REG_AR_FCR); in ia32_exception()
113 switch(((~fcr) & (fsr & 0x3f)) | (fsr & 0x240)) { in ia32_exception()
Dia32_support.c103 t->thread.fcr = ia64_getreg(_IA64_REG_AR_FCR); in ia32_save_state()
113 unsigned long eflag, fsr, fcr, fir, fdr, tssd; in ia32_load_state() local
118 fcr = t->thread.fcr; in ia32_load_state()
125 ia64_setreg(_IA64_REG_AR_FCR, fcr); in ia32_load_state()
Dia32_signal.c210 unsigned long fsr, fcr, fir, fdr; in save_ia32_fpstate_live() local
221 fcr = ia64_getreg(_IA64_REG_AR_FCR); in save_ia32_fpstate_live()
233 __put_user(fcr & 0xffff, &save->cw); in save_ia32_fpstate_live()
242 mxcsr = ((fcr>>32) & 0xff80) | ((fsr>>32) & 0x3f); in save_ia32_fpstate_live()
321 unsigned long fsr, fcr, fir, fdr; in restore_ia32_fpstate_live() local
337 fcr = ia64_getreg(_IA64_REG_AR_FCR); in restore_ia32_fpstate_live()
346 fcr = (fcr & (~0xff1000001f3fUL)) | num64; in restore_ia32_fpstate_live()
374 ia64_setreg(_IA64_REG_AR_FCR, fcr); in restore_ia32_fpstate_live()
Dsys_ia32.c1355 __put_user(tsk->thread.fcr & 0xffff, &save->cwd); in save_ia32_fpstate()
1386 tsk->thread.fcr = (tsk->thread.fcr & (~0x1f3f)) | (num32 & 0x1f3f); in restore_ia32_fpstate()
1419 __put_user(tsk->thread.fcr & 0xffff, &save->cwd); in save_ia32_fpxstate()
1436 mxcsr = ((tsk->thread.fcr>>32) & 0xff80) | ((tsk->thread.fsr>>32) & 0x3f); in save_ia32_fpxstate()
1461 tsk->thread.fcr = (tsk->thread.fcr & (~0x1f3f)) | (num32 & 0x1f3f); in restore_ia32_fpxstate()
1482 tsk->thread.fcr = (tsk->thread.fcr & (~0xff1000000000UL)) | (num64<<32); in restore_ia32_fpxstate()
2215 *val = task->thread.fcr & 0xffff; in getfpreg()
2242 task->thread.fcr = (task->thread.fcr & (~0x1f3f)) in setfpreg()
2378 *((short *)buf) = task->thread.fcr & 0xffff; in getfpxreg()
2401 *((int *)buf) = ((task->thread.fcr>>32) & 0xff80) in getfpxreg()
[all …]
Dbinfmt_elf32.c174 current->thread.fcr = IA32_FCR_DEFAULT; in ia64_elf32_init()
/arch/powerpc/platforms/powermac/
Dfeature.c165 unsigned long fcr; in ohare_htw_scc_enable() local
191 fcr = MACIO_IN32(OHARE_FCR); in ohare_htw_scc_enable()
193 if (!(fcr & OH_SCC_ENABLE)) { in ohare_htw_scc_enable()
194 fcr |= OH_SCC_ENABLE; in ohare_htw_scc_enable()
202 fcr &= ~HRW_SCC_TRANS_EN_N; in ohare_htw_scc_enable()
203 MACIO_OUT32(OHARE_FCR, fcr); in ohare_htw_scc_enable()
204 fcr |= (rmask = HRW_RESET_SCC); in ohare_htw_scc_enable()
205 MACIO_OUT32(OHARE_FCR, fcr); in ohare_htw_scc_enable()
207 fcr |= (rmask = OH_SCC_RESET); in ohare_htw_scc_enable()
208 MACIO_OUT32(OHARE_FCR, fcr); in ohare_htw_scc_enable()
[all …]
/arch/mips/pmc-sierra/yosemite/
Dpy-console.c34 volatile u8 fcr; /* write only */ member
49 #define iu_fcr u3.fcr
/arch/powerpc/kernel/
Dudbg_16550.c24 unsigned char fcr; /* 2 */ member
33 #define iir fcr
109 out_8(&udbg_comport->fcr ,0x07); in udbg_init_uart()
/arch/ia64/include/asm/sn/
Dioc3.h23 char fcr; /* write only */ member
46 #define iu_fcr u3.fcr
/arch/sh/include/asm/
Dsmc37c93x.h91 #define fcr iir macro
/arch/mips/include/asm/sn/
Dioc3.h23 volatile u8 fcr; /* write only */ member
38 #define iu_fcr u3.fcr
/arch/powerpc/include/asm/
Dfsl_lbc.h202 __be32 fcr; /**< Flash Command Register */ member
/arch/ia64/include/asm/
Dprocessor.h304 __u64 fcr; /* IA32 floating pt control reg */ member
315 .fcr = 0x17800000037fULL, \
/arch/ia64/kvm/
Dtrampoline.S189 mov r16 = ar.fcr; \
235 mov ar.fcr=r16; \