Searched refs:inv (Results 1 – 10 of 10) sorted by relevance
/arch/arm/mach-ns9xxx/ |
D | gpio-ns9360.c | 67 int __ns9360_gpio_configure(unsigned gpio, int dir, int inv, int func) in __ns9360_gpio_configure() argument 74 REGSETIM_IDX(confval, BBU_GCONFx, INV, gpio & 7, inv); in __ns9360_gpio_configure() 81 int ns9360_gpio_configure(unsigned gpio, int inv, int func) in ns9360_gpio_configure() argument 89 return __ns9360_gpio_configure(gpio, 0, inv, func); in ns9360_gpio_configure()
|
D | gpio-ns9360.h | 11 int __ns9360_gpio_configure(unsigned gpio, int dir, int inv, int func);
|
/arch/cris/arch-v10/mm/ |
D | fault.c | 46 int acc, inv; in handle_mmu_bus_fault() local 63 inv = IO_EXTRACT(R_MMU_CAUSE, inv_excp, cause); in handle_mmu_bus_fault() 71 regs->irp, address, miss, inv, we, acc, index, page_id)); in handle_mmu_bus_fault()
|
/arch/arm/mach-ns9xxx/include/mach/ |
D | processor-ns9360.h | 30 int ns9360_gpio_configure(unsigned gpio, int inv, int func);
|
D | gpio.h | 20 int ns9xxx_gpio_configure(unsigned gpio, int inv, int func);
|
/arch/arm/mm/ |
D | proc-feroceon.S | 254 mcr p15, 5, r0, c15, c15, 0 @ D clean/inv range start 255 mcr p15, 5, r1, c15, c15, 1 @ D clean/inv range top 300 mcr p15, 5, r0, c15, c14, 0 @ D inv range start 301 mcr p15, 5, r1, c15, c14, 1 @ D inv range top 363 mcr p15, 5, r0, c15, c15, 0 @ D clean/inv range start 364 mcr p15, 5, r1, c15, c15, 1 @ D clean/inv range top
|
/arch/cris/include/arch-v32/arch/hwregs/iop/ |
D | iop_timer_grp_defs.h | 121 unsigned int inv : 1; member
|
/arch/cris/arch-v32/mm/ |
D | init.c | 62 REG_STATE(mmu, rw_mm_cfg, inv, on) | in cris_mmu_init()
|
/arch/arm/plat-omap/ |
D | gpio.c | 707 int inv = 0; in _get_gpio_irqbank_mask() local 716 inv = 1; in _get_gpio_irqbank_mask() 723 inv = 1; in _get_gpio_irqbank_mask() 736 inv = 1; in _get_gpio_irqbank_mask() 751 if (inv) in _get_gpio_irqbank_mask()
|
/arch/cris/arch-v32/kernel/ |
D | head.S | 96 | REG_STATE(mmu, rw_mm_cfg, inv, on) \ 117 | REG_STATE(mmu, rw_mm_cfg, inv, on) \
|