| /arch/alpha/kernel/ |
| D | sys_rawhide.c | 101 unsigned int mask, mask1, hose; in rawhide_mask_and_ack_irq() local
109 mask1 = 1 << irq; in rawhide_mask_and_ack_irq()
110 mask = ~mask1 | hose_irq_masks[hose]; in rawhide_mask_and_ack_irq()
119 *(vuip)MCPCIA_INT_REQ(MCPCIA_HOSE2MID(hose)) = mask1; in rawhide_mask_and_ack_irq()
|
| D | sys_titan.c | 70 unsigned long mask0, mask1, mask2, mask3, dummy; in titan_update_irq_hw() local
74 mask1 = mask & titan_cpu_irq_affinity[1]; in titan_update_irq_hw()
79 else if (bcpu == 1) mask1 |= isa_enable; in titan_update_irq_hw()
93 *dim1 = mask1; in titan_update_irq_hw()
|
| D | sys_dp264.c | 56 unsigned long mask0, mask1, mask2, mask3, dummy; in tsunami_update_irq_hw() local
60 mask1 = mask & cpu_irq_affinity[1]; in tsunami_update_irq_hw()
65 else if (bcpu == 1) mask1 |= isa_enable; in tsunami_update_irq_hw()
79 *dim1 = mask1; in tsunami_update_irq_hw()
|
| /arch/mips/sgi-ip27/ |
| D | ip27-nmi.c | 133 hubreg_t mask0, mask1, pend0, pend1; in nmi_dump_hub_irq() local
137 mask1 = REMOTE_HUB_L(nasid, PI_INT_MASK1_A); in nmi_dump_hub_irq()
140 mask1 = REMOTE_HUB_L(nasid, PI_INT_MASK1_B); in nmi_dump_hub_irq()
146 printk("PI_INT_MASK0: %16lx PI_INT_MASK1: %16lx\n", mask0, mask1); in nmi_dump_hub_irq()
|
| D | ip27-irq.c | 174 hubreg_t pend1, mask1; in ip27_do_irq_mask1() local
181 mask1 = LOCAL_HUB_L(pi_int_mask1); in ip27_do_irq_mask1()
183 pend1 &= mask1; /* Pick intrs we should look at */ in ip27_do_irq_mask1()
|
| /arch/powerpc/sysdev/qe_lib/ |
| D | gpio.c | 252 u32 mask1 = 1 << (QE_PIO_PINS - (pin + 1)); in qe_pin_set_dedicated() local
267 if (sregs->cpdata & mask1) in qe_pin_set_dedicated()
268 qe_gc->cpdata |= mask1; in qe_pin_set_dedicated()
270 qe_gc->cpdata &= ~mask1; in qe_pin_set_dedicated()
273 clrsetbits_be32(®s->cpodr, mask1, sregs->cpodr & mask1); in qe_pin_set_dedicated()
|
| /arch/x86/include/asm/mach-default/ |
| D | mach_apic.h | 73 unsigned long mask1 = cpumask_bits(cpumask)[0]; in cpu_mask_to_apicid_and() local
77 return (unsigned int)(mask1 & mask2 & mask3); in cpu_mask_to_apicid_and()
|
| /arch/x86/kernel/ |
| D | genapic_flat_64.c | 166 unsigned long mask1 = cpumask_bits(cpumask)[0] & APIC_ALL_CPUS; in flat_cpu_mask_to_apicid_and() local
169 return mask1 & mask2; in flat_cpu_mask_to_apicid_and()
|
| /arch/mips/vr41xx/common/ |
| D | icu.c | 632 uint16_t mask1, mask2; in icu_get_irq() local
636 mask1 = icu1_read(MSYSINT1REG); in icu_get_irq()
641 mask1 &= pend1; in icu_get_irq()
644 if (mask1) { in icu_get_irq()
646 if (irq == INT_TO_IRQ(sysint1_assign[i]) && (mask1 & (1 << i))) in icu_get_irq()
|
| /arch/arm/mach-mx2/ |
| D | clock_imx27.c | 79 static void _clk_pccr01_enable(unsigned long mask0, unsigned long mask1) in _clk_pccr01_enable() argument
88 reg |= mask1; in _clk_pccr01_enable()
93 static void _clk_pccr01_disable(unsigned long mask0, unsigned long mask1) in _clk_pccr01_disable() argument
102 reg &= ~mask1; in _clk_pccr01_disable()
106 static void _clk_pccr10_enable(unsigned long mask1, unsigned long mask0) in _clk_pccr10_enable() argument
111 reg |= mask1; in _clk_pccr10_enable()
119 static void _clk_pccr10_disable(unsigned long mask1, unsigned long mask0) in _clk_pccr10_disable() argument
124 reg &= ~mask1; in _clk_pccr10_disable()
|
| /arch/frv/kernel/ |
| D | gdb-stub.c | 852 unsigned long mask0, mask1; in gdbstub_set_breakpoint() member
964 __debug_regs->dbmr[0][1] = dbmr.mask1; in gdbstub_set_breakpoint()
973 : : "r"(addr), "r"(dbmr.mask0), "r"(dbmr.mask1)); in gdbstub_set_breakpoint()
984 __debug_regs->dbmr[1][1] = dbmr.mask1; in gdbstub_set_breakpoint()
993 : : "r"(addr), "r"(dbmr.mask0), "r"(dbmr.mask1)); in gdbstub_set_breakpoint()
1016 unsigned long mask0, mask1; in gdbstub_clear_breakpoint() member
1106 __get_dbmr1(0) != dbmr.mask1) in gdbstub_clear_breakpoint()
1131 __get_dbmr1(1) != dbmr.mask1) in gdbstub_clear_breakpoint()
|
| /arch/xtensa/lib/ |
| D | strnlen_user.S | 45 # a6/ mask1
|
| D | strncpy_user.S | 48 # a6/ mask1
|