Home
last modified time | relevance | path

Searched refs:reg_val (Results 1 – 4 of 4) sorted by relevance

/arch/arm/mach-iop13xx/
Dpci.c561 u32 reg_val; in iop13xx_atue_setup() local
607 reg_val = __raw_readl(IOP13XX_ATUE_OIOBAR); in iop13xx_atue_setup()
608 reg_val &= ~0x7; in iop13xx_atue_setup()
609 reg_val |= func; in iop13xx_atue_setup()
610 __raw_writel(reg_val, IOP13XX_ATUE_OIOBAR); in iop13xx_atue_setup()
614 reg_val = __raw_readl(IOP13XX_ATUE_OUMBAR0); in iop13xx_atue_setup()
615 reg_val &= ~(IOP13XX_ATU_OUMBAR_FUNC_NUM_MASK << in iop13xx_atue_setup()
617 reg_val |= func << IOP13XX_ATU_OUMBAR_FUNC_NUM; in iop13xx_atue_setup()
618 __raw_writel(reg_val, IOP13XX_ATUE_OUMBAR0); in iop13xx_atue_setup()
620 reg_val = __raw_readl(IOP13XX_ATUE_OUMBAR1); in iop13xx_atue_setup()
[all …]
/arch/mips/pci/
Dfixup-malta.c54 unsigned char reg_val; in malta_piix_func0_fixup() local
65 pci_read_config_byte(pdev, 0x60+i, &reg_val); in malta_piix_func0_fixup()
66 if (reg_val & 0x80) in malta_piix_func0_fixup()
69 pci_irq[PCIA+i] = piixirqmap[reg_val & 15]; in malta_piix_func0_fixup()
78 pci_read_config_byte(pdev, 0x69, &reg_val); in malta_piix_func0_fixup()
79 pci_write_config_byte(pdev, 0x69, reg_val | 0xf0); in malta_piix_func0_fixup()
88 unsigned char reg_val; in malta_piix_func1_fixup() local
95 pci_read_config_byte(pdev, 0x41, &reg_val); in malta_piix_func1_fixup()
96 pci_write_config_byte(pdev, 0x41, reg_val|0x80); in malta_piix_func1_fixup()
97 pci_read_config_byte(pdev, 0x43, &reg_val); in malta_piix_func1_fixup()
[all …]
/arch/arm/mach-omap2/
Dclock.c637 u32 field_mask, field_val, reg_val, validrate, new_div = 0; in omap2_clksel_set_rate() local
652 reg_val = __raw_readl(div_addr); in omap2_clksel_set_rate()
653 reg_val &= ~field_mask; in omap2_clksel_set_rate()
654 reg_val |= (field_val << __ffs(field_mask)); in omap2_clksel_set_rate()
655 __raw_writel(reg_val, div_addr); in omap2_clksel_set_rate()
735 u32 field_val, field_mask, reg_val, parent_div; in omap2_clk_set_parent() local
752 reg_val = __raw_readl(src_addr) & ~field_mask; in omap2_clk_set_parent()
753 reg_val |= (field_val << __ffs(field_mask)); in omap2_clk_set_parent()
754 __raw_writel(reg_val, src_addr); in omap2_clk_set_parent()
/arch/mips/kernel/
Dtraps.c1163 unsigned int reg_val; in cache_parity_error() local
1168 reg_val = read_c0_cacheerr(); in cache_parity_error()
1169 printk("c0_cacheerr == %08x\n", reg_val); in cache_parity_error()
1172 reg_val & (1<<30) ? "secondary" : "primary", in cache_parity_error()
1173 reg_val & (1<<31) ? "data" : "insn"); in cache_parity_error()
1175 reg_val & (1<<29) ? "ED " : "", in cache_parity_error()
1176 reg_val & (1<<28) ? "ET " : "", in cache_parity_error()
1177 reg_val & (1<<26) ? "EE " : "", in cache_parity_error()
1178 reg_val & (1<<25) ? "EB " : "", in cache_parity_error()
1179 reg_val & (1<<24) ? "EI " : "", in cache_parity_error()
[all …]