Home
last modified time | relevance | path

Searched refs:tr_ctrl (Results 1 – 3 of 3) sorted by relevance

/arch/cris/arch-v32/kernel/
Ddebugport.c123 reg_ser_rw_tr_ctrl tr_ctrl = {0}; in start_port() local
130 tr_ctrl.base_freq = rec_ctrl.base_freq = regk_ser_f29_493; in start_port()
133 tr_ctrl.en = rec_ctrl.en = 1; in start_port()
137 tr_ctrl.par_en = regk_ser_yes; in start_port()
138 tr_ctrl.par = regk_ser_odd; in start_port()
144 tr_ctrl.par_en = regk_ser_yes; in start_port()
145 tr_ctrl.par = regk_ser_even; in start_port()
152 tr_ctrl.data_bits = regk_ser_bits7; in start_port()
159 REG_WR (ser, p->instance, rw_tr_ctrl, tr_ctrl); in start_port()
/arch/cris/arch-v32/boot/compressed/
Dmisc.c217 reg_ser_rw_tr_ctrl tr_ctrl; in serial_setup() local
231 tr_ctrl = REG_RD(ser, regi_ser, rw_tr_ctrl); in serial_setup()
236 tr_ctrl.stop_bits = 1; /* 2 stop bits. */ in serial_setup()
237 tr_ctrl.en = 1; /* enable transmitter */ in serial_setup()
245 tr_ctrl.base_freq = regk_ser_f29_493; in serial_setup()
250 REG_WR(ser, regi_ser, rw_tr_ctrl, tr_ctrl); in serial_setup()
/arch/cris/arch-v10/kernel/
Ddebugport.c34 volatile char* tr_ctrl; member
137 unsigned long tr_ctrl = 0; in start_port() local
234 tr_ctrl = in start_port()
241 tr_ctrl = in start_port()
248 tr_ctrl = in start_port()
255 tr_ctrl |= IO_STATE(R_SERIAL0_TR_CTRL, tr_bitnr, tr_7bit); in start_port()
260 tr_ctrl |= IO_STATE(R_SERIAL0_TR_CTRL, tr_bitnr, tr_8bit); in start_port()
271 *p->tr_ctrl = in start_port()
277 tr_ctrl; in start_port()