Home
last modified time | relevance | path

Searched refs:BIT13 (Results 1 – 9 of 9) sorted by relevance

/drivers/char/
Dsynclink.c563 #define MISCSTATUS_TXC_LATCHED BIT13
584 #define SICR_TXC_ACTIVE BIT13
586 #define SICR_TXC (BIT13+BIT12)
1182 info->cmr_value &= ~BIT13; in mgsl_isr_receive_status()
1854 usc_OutReg(info, PCR, (u16)((usc_InReg(info, PCR) | BIT13) | BIT12)); in shutdown()
4712 (unsigned short)((usc_InReg(info, IOCR) & ~(BIT13|BIT12)) | BIT12)); in usc_set_sdlc_mode()
4741 RegValue |= BIT13; in usc_set_sdlc_mode()
4776 case HDLC_ENCODING_NRZB: RegValue |= BIT13; break; in usc_set_sdlc_mode()
4778 case HDLC_ENCODING_NRZI_SPACE: RegValue |= BIT14 + BIT13; break; in usc_set_sdlc_mode()
4780 case HDLC_ENCODING_BIPHASE_SPACE: RegValue |= BIT15 + BIT13; break; in usc_set_sdlc_mode()
[all …]
Dsynclink_gt.c406 #define IRQ_TXDATA BIT13
4129 case MGSL_MODE_MONOSYNC: val |= BIT14 + BIT13; break; in sync_mode()
4131 case MGSL_MODE_RAW: val |= BIT13; break; in sync_mode()
4195 case MGSL_MODE_MONOSYNC: val |= BIT14 + BIT13; break; in sync_mode()
4197 case MGSL_MODE_RAW: val |= BIT13; break; in sync_mode()
/drivers/scsi/
Dtmscsim.h178 #define BIT13 0x00002000 macro
219 #define DO_SYNC_NEGO BIT13
Ddc395x.h62 #define BIT13 0x00002000 macro
/drivers/staging/wlan-ng/
Dwlan_compat.h68 #define BIT13 0x00002000 macro
Dp80211hdr.h177 #define WLAN_GET_FC_MOREDATA(n) ((((u16)(n)) & (BIT13)) >> 13)
Dhfa384x.h250 #define HFA384x_CMD_AINFO ((u16)(BIT14 | BIT13 | BIT12 | BIT11 | BIT10 | BIT9 | BIT8))
257 #define HFA384x_STATUS_RESULT ((u16)(BIT14 | BIT13 | BIT12 | BIT11 | BIT10 | BIT9 | BIT8))
266 #define HFA384x_EVSTAT_INFDROP ((u16)BIT13)
281 #define HFA384x_intEN_INFDROP ((u16)BIT13)
292 #define HFA384x_EVACK_INFDROP ((u16)BIT13)
1696 #define HFA384x_RXSTATUS_MSGTYPE ((u16)(BIT15 | BIT14 | BIT13))
/drivers/staging/rtl8187se/
Dr8180_hw.h39 #define BIT13 0x00002000 macro
/drivers/char/pcmcia/
Dsynclink_cs.c296 #define IRQ_ALLSENT BIT13 // all sent