Home
last modified time | relevance | path

Searched refs:sim_data (Results 1 – 2 of 2) sorted by relevance

/drivers/video/riva/
Driva_hw.c619 nv3_sim_state sim_data; in nv3UpdateArbitrationSettings() local
625 sim_data.pix_bpp = (char)pixelDepth; in nv3UpdateArbitrationSettings()
626 sim_data.enable_video = 0; in nv3UpdateArbitrationSettings()
627 sim_data.enable_mp = 0; in nv3UpdateArbitrationSettings()
628 sim_data.video_scale = 1; in nv3UpdateArbitrationSettings()
629 sim_data.memory_width = (NV_RD32(&chip->PEXTDEV[0x00000000/4], 0) & 0x10) ? in nv3UpdateArbitrationSettings()
631 sim_data.memory_width = 128; in nv3UpdateArbitrationSettings()
633 sim_data.mem_latency = 9; in nv3UpdateArbitrationSettings()
634 sim_data.mem_aligned = 1; in nv3UpdateArbitrationSettings()
635 sim_data.mem_page_miss = 11; in nv3UpdateArbitrationSettings()
[all …]
/drivers/video/nvidia/
Dnv_hw.c386 nv4_sim_state sim_data; in nv4UpdateArbitrationSettings() local
392 sim_data.pix_bpp = (char)pixelDepth; in nv4UpdateArbitrationSettings()
393 sim_data.enable_video = 0; in nv4UpdateArbitrationSettings()
394 sim_data.enable_mp = 0; in nv4UpdateArbitrationSettings()
395 sim_data.memory_width = (NV_RD32(par->PEXTDEV, 0x0000) & 0x10) ? in nv4UpdateArbitrationSettings()
397 sim_data.mem_latency = (char)cfg1 & 0x0F; in nv4UpdateArbitrationSettings()
398 sim_data.mem_aligned = 1; in nv4UpdateArbitrationSettings()
399 sim_data.mem_page_miss = in nv4UpdateArbitrationSettings()
401 sim_data.gr_during_vid = 0; in nv4UpdateArbitrationSettings()
402 sim_data.pclk_khz = VClk; in nv4UpdateArbitrationSettings()
[all …]