Home
last modified time | relevance | path

Searched refs:write_reg (Results 1 – 25 of 34) sorted by relevance

12

/drivers/media/video/ivtv/
Divtv-yuv.c151 write_reg(read_dec(i), 0x02804); in ivtv_yuv_filter()
152 write_reg(read_dec(i), 0x0281c); in ivtv_yuv_filter()
154 write_reg(read_dec(i), 0x02808); in ivtv_yuv_filter()
155 write_reg(read_dec(i), 0x02820); in ivtv_yuv_filter()
157 write_reg(read_dec(i), 0x0280c); in ivtv_yuv_filter()
158 write_reg(read_dec(i), 0x02824); in ivtv_yuv_filter()
160 write_reg(read_dec(i), 0x02810); in ivtv_yuv_filter()
161 write_reg(read_dec(i), 0x02828); in ivtv_yuv_filter()
163 write_reg(read_dec(i), 0x02814); in ivtv_yuv_filter()
164 write_reg(read_dec(i), 0x0282c); in ivtv_yuv_filter()
[all …]
Divtv-firmware.c97 write_reg(IVTV_CMD_VDM_STOP, IVTV_REG_VDM); in ivtv_halt_firmware()
100 write_reg(IVTV_CMD_AO_STOP, IVTV_REG_AO); in ivtv_halt_firmware()
103 write_reg(IVTV_CMD_APU_PING, IVTV_REG_APU); in ivtv_halt_firmware()
107 write_reg(IVTV_CMD_VPU_STOP16, IVTV_REG_VPU); in ivtv_halt_firmware()
109 write_reg(IVTV_CMD_VPU_STOP15, IVTV_REG_VPU); in ivtv_halt_firmware()
112 write_reg(IVTV_CMD_HW_BLOCKS_RST, IVTV_REG_HW_BLOCKS); in ivtv_halt_firmware()
115 write_reg(IVTV_CMD_SPU_STOP, IVTV_REG_SPU); in ivtv_halt_firmware()
120 write_reg(IVTV_CMD_SDRAM_PRECHARGE_INIT, IVTV_REG_ENC_SDRAM_PRECHARGE); in ivtv_halt_firmware()
123 write_reg(IVTV_CMD_SDRAM_REFRESH_INIT, IVTV_REG_ENC_SDRAM_REFRESH); in ivtv_halt_firmware()
127 write_reg(IVTV_CMD_SDRAM_PRECHARGE_INIT, IVTV_REG_DEC_SDRAM_PRECHARGE); in ivtv_halt_firmware()
[all …]
Divtv-gpio.c115 write_reg(curdir, IVTV_REG_GPIO_DIR); in ivtv_reset_ir_gpio()
117 write_reg(curout, IVTV_REG_GPIO_OUT); in ivtv_reset_ir_gpio()
121 write_reg(curout, IVTV_REG_GPIO_OUT); in ivtv_reset_ir_gpio()
123 write_reg(curdir, IVTV_REG_GPIO_DIR); in ivtv_reset_ir_gpio()
138 write_reg(curout, IVTV_REG_GPIO_OUT); in ivtv_reset_tuner_gpio()
142 write_reg(curout, IVTV_REG_GPIO_OUT); in ivtv_reset_tuner_gpio()
182 write_reg((read_reg(IVTV_REG_GPIO_OUT) & ~mask) | (data & mask), IVTV_REG_GPIO_OUT); in subdev_s_clock_freq()
223 write_reg((read_reg(IVTV_REG_GPIO_OUT) & ~mask) | (data & mask), IVTV_REG_GPIO_OUT); in subdev_s_tuner()
235 write_reg((read_reg(IVTV_REG_GPIO_OUT) & ~mask) | (data & mask), IVTV_REG_GPIO_OUT); in subdev_s_radio()
247 write_reg((read_reg(IVTV_REG_GPIO_OUT) & ~mask) | (data & mask), IVTV_REG_GPIO_OUT); in subdev_s_std()
[all …]
Divtv-irq.c52 write_reg(IVTV_IRQ_ENC_PIO_COMPLETE, 0x44); in ivtv_pio_work_handler()
70 write_reg(IVTV_IRQ_ENC_PIO_COMPLETE, 0x44); in ivtv_pio_work_handler()
392 write_reg(s->sg_handle, IVTV_REG_ENCDMAADDR); in ivtv_dma_enc_start_xfer()
408 write_reg(s->sg_handle, IVTV_REG_DECDMAADDR); in ivtv_dma_dec_start_xfer()
516 write_reg(read_reg(IVTV_REG_DMASTATUS) & 3, IVTV_REG_DMASTATUS); in ivtv_irq_dma_read()
579 write_reg(read_reg(IVTV_REG_DMASTATUS) & 3, IVTV_REG_DMASTATUS); in ivtv_irq_enc_dma_complete()
644 write_reg(read_reg(IVTV_REG_DMASTATUS) & 3, IVTV_REG_DMASTATUS); in ivtv_irq_dma_err()
768 write_reg(yuv_offset[next_dma_frame] >> 4, 0x82c); in ivtv_irq_vsync()
769 write_reg((yuv_offset[next_dma_frame] + IVTV_YUV_BUFFER_UV_OFFSET) >> 4, 0x830); in ivtv_irq_vsync()
770 write_reg(yuv_offset[next_dma_frame] >> 4, 0x834); in ivtv_irq_vsync()
[all …]
/drivers/staging/go7007/
Dwis-saa7113.c104 static int write_reg(struct i2c_client *client, u8 reg, u8 value) in write_reg() function
139 write_reg(client, 0x0e, 0x01); in wis_saa7113_command()
140 write_reg(client, 0x10, 0x40); in wis_saa7113_command()
142 write_reg(client, 0x0e, 0x01); in wis_saa7113_command()
143 write_reg(client, 0x10, 0x48); in wis_saa7113_command()
145 write_reg(client, 0x0e, 0x50); in wis_saa7113_command()
146 write_reg(client, 0x10, 0x48); in wis_saa7113_command()
206 write_reg(client, 0x0a, dec->brightness); in wis_saa7113_command()
215 write_reg(client, 0x0b, dec->contrast); in wis_saa7113_command()
224 write_reg(client, 0x0c, dec->saturation); in wis_saa7113_command()
[all …]
Dwis-uda1342.c27 static int write_reg(struct i2c_client *client, int reg, int value) in write_reg() function
44 write_reg(client, 0x00, 0x1441); /* select input 2 */ in wis_uda1342_command()
47 write_reg(client, 0x00, 0x1241); /* select input 1 */ in wis_uda1342_command()
88 write_reg(client, 0x00, 0x8000); /* reset registers */ in wis_uda1342_detect()
89 write_reg(client, 0x00, 0x1241); /* select input 1 */ in wis_uda1342_detect()
Dwis-tw2804.c107 static int write_reg(struct i2c_client *client, u8 reg, u8 value, int channel) in write_reg() function
236 write_reg(client, 0x12, dec->brightness, dec->channel); in wis_tw2804_command()
245 write_reg(client, 0x11, dec->contrast, dec->channel); in wis_tw2804_command()
254 write_reg(client, 0x10, dec->saturation, dec->channel); in wis_tw2804_command()
263 write_reg(client, 0x0f, dec->hue, dec->channel); in wis_tw2804_command()
Dwis-saa7115.c184 static int write_reg(struct i2c_client *client, u8 reg, u8 value) in write_reg() function
339 write_reg(client, 0x0a, dec->brightness); in wis_saa7115_command()
348 write_reg(client, 0x0b, dec->contrast); in wis_saa7115_command()
357 write_reg(client, 0x0c, dec->saturation); in wis_saa7115_command()
366 write_reg(client, 0x0d, dec->hue); in wis_saa7115_command()
Dwis-tw9903.c86 static int write_reg(struct i2c_client *client, u8 reg, u8 value) in write_reg() function
208 write_reg(client, 0x10, dec->brightness); in wis_tw9903_command()
217 write_reg(client, 0x11, dec->contrast); in wis_tw9903_command()
237 write_reg(client, 0x15, dec->hue); in wis_tw9903_command()
Ds2250-board.c149 static int write_reg(struct i2c_client *client, u8 reg, u8 value) in write_reg() function
241 if (write_reg(client, regs[i], regs[i+1]) < 0) { in write_regs()
455 write_reg(client, 0x08, 0x02); /* Line In */ in s2250_command()
458 write_reg(client, 0x08, 0x04); /* Mic */ in s2250_command()
461 write_reg(client, 0x08, 0x05); /* Mic Boost */ in s2250_command()
551 write_reg(client, 0x08, 0x02); /* Line In */ in s2250_detect()
/drivers/char/
Dsynclinkmp.c624 static void write_reg(SLMP_INFO *info, unsigned char addr, unsigned char val);
1555 write_reg(info, CTL, RegValue); in set_break()
2097 write_reg(info, IER2, 0); in isr_timer()
2109 write_reg(info, (unsigned char)(timer + TMCS), 0); in isr_timer()
2127 write_reg(info, SR1, status); in isr_rxint()
2130 write_reg(info, SR2, status2); in isr_rxint()
2253 write_reg(info, TXDMA + DIR, 0x00); /* disable Tx DMA IRQs */ in isr_txeom()
2254 write_reg(info, TXDMA + DSR, 0xc0); /* clear IRQs and disable DMA */ in isr_txeom()
2255 write_reg(info, TXDMA + DCMD, SWABORT); /* reset/init DMA channel */ in isr_txeom()
2258 write_reg(info, CMD, TXRESET); in isr_txeom()
[all …]
/drivers/macintosh/
Dtherm_windtunnel.c132 write_reg( struct i2c_client *cl, int reg, int data, int len ) in write_reg() function
170 write_reg( x.fan, 0x25, val, 1 ); in tune_fan()
171 write_reg( x.fan, 0x20, 0, 1 ); in tune_fan()
236 if( write_reg( x.thermostat, 1, val, 1 ) ) in setup_hardware()
240 write_reg( x.fan, 0x01, 0x01, 1 ); in setup_hardware()
242 write_reg( x.fan, 0x23, 0x91, 1 ); in setup_hardware()
244 write_reg( x.fan, 0x00, 0x95, 1 ); in setup_hardware()
254 write_reg( x.thermostat, 2, x.overheat_hyst, 2 ); in setup_hardware()
255 write_reg( x.thermostat, 3, x.overheat_temp, 2 ); in setup_hardware()
280 write_reg( x.fan, 0x01, x.r1, 1 ); in restore_regs()
[all …]
Dtherm_adt746x.c96 write_reg(struct thermostat* th, int reg, u8 data) in write_reg() function
164 write_reg(th, LIMIT_REG[i], th->initial_limits[i]); in detach_thermostat()
232 write_reg(th, MANUAL_MODE[fan], manual|MANUAL_MASK); in write_fan_speed()
233 write_reg(th, FAN_SPD_SET[fan], speed); in write_fan_speed()
240 write_reg(th, in write_fan_speed()
244 write_reg(th, MANUAL_MODE[fan], manual&(~AUTO_MASK)); in write_fan_speed()
366 write_reg(th, LIMIT_REG[i], th->limits[i]); in set_limit()
407 write_reg(th, CONFIG_REG, 1); in attach_one_thermostat()
/drivers/rtc/
Drtc-r9701.c43 static int write_reg(struct device *dev, int address, unsigned char data) in write_reg() function
106 ret = write_reg(dev, RHRCNT, bin2bcd(dt->tm_hour)); in r9701_set_datetime()
107 ret = ret ? ret : write_reg(dev, RMINCNT, bin2bcd(dt->tm_min)); in r9701_set_datetime()
108 ret = ret ? ret : write_reg(dev, RSECCNT, bin2bcd(dt->tm_sec)); in r9701_set_datetime()
109 ret = ret ? ret : write_reg(dev, RDAYCNT, bin2bcd(dt->tm_mday)); in r9701_set_datetime()
110 ret = ret ? ret : write_reg(dev, RMONCNT, bin2bcd(dt->tm_mon + 1)); in r9701_set_datetime()
111 ret = ret ? ret : write_reg(dev, RYRCNT, bin2bcd(dt->tm_year - 100)); in r9701_set_datetime()
112 ret = ret ? ret : write_reg(dev, RWKCNT, 1 << dt->tm_wday); in r9701_set_datetime()
/drivers/net/
Datp.c275 write_reg(ioaddr, MODSEL, 0x00); in atp_probe1()
323 write_reg(ioaddr, CMR2, CMR2_NULL); in atp_probe1()
377 write_reg(ioaddr, CMR2, CMR2_EEPROM); /* Point to the EEPROM control registers. */ in get_node_ID()
388 write_reg(ioaddr, CMR2, CMR2_NULL); in get_node_ID()
478 write_reg(ioaddr, CMR2, CMR2_IRQOUT); in hardware_init()
485 write_reg(ioaddr, IMR, ISR_RxOK | ISR_TxErr | ISR_TxOK); in hardware_init()
496 write_reg(ioaddr, TxCNT1, length >> 8); in trigger_send()
497 write_reg(ioaddr, CMR1, CMR1_Xmit); in trigger_send()
570 write_reg(ioaddr, IMR, 0); in atp_send_packet()
585 write_reg(ioaddr, IMR, ISR_RxOK | ISR_TxErr | ISR_TxOK); in atp_send_packet()
[all …]
/drivers/ide/
Dopti621.c109 static void write_reg(u8 value, int reg) in write_reg() function
182 write_reg(drive->dn & 1, MISC_REG); in opti621_set_pio_mode()
184 write_reg(tim, READ_REG); in opti621_set_pio_mode()
186 write_reg(tim, WRITE_REG); in opti621_set_pio_mode()
190 write_reg(0x85, CNTRL_REG); in opti621_set_pio_mode()
194 write_reg(misc, MISC_REG); in opti621_set_pio_mode()
/drivers/video/mbx/
Dmbxfb.c39 #define write_reg(val, reg) do { writel((val), (reg)); } while(0) macro
449 write_reg(vsctrl, VSCTRL); in mbxfb_setupOverlay()
450 write_reg(vscadr, VSCADR); in mbxfb_setupOverlay()
451 write_reg(vubase, VUBASE); in mbxfb_setupOverlay()
452 write_reg(vvbase, VVBASE); in mbxfb_setupOverlay()
453 write_reg(vsadr, VSADR); in mbxfb_setupOverlay()
456 write_reg(sssize, SSSIZE); in mbxfb_setupOverlay()
457 write_reg(spoctrl, SPOCTRL); in mbxfb_setupOverlay()
458 write_reg(shctrl, SHCTRL); in mbxfb_setupOverlay()
466 write_reg(vovrclk, VOVRCLK); in mbxfb_setupOverlay()
[all …]
/drivers/isdn/hardware/mISDN/
Dhfcsusb.c90 static int write_reg(struct hfcsusb *hw, __u8 reg, __u8 val) in write_reg() function
202 write_reg(hw, HFCUSB_P_DATA, hw->led_state); in handle_led()
670 write_reg(hw, HFCUSB_STATES, 2 | HFCUSB_NT_G2_G3); in ph_state_nt()
749 write_reg(hw, HFCUSB_FIFO, (bch->nr == 1) ? 0 : 2); in hfcsusb_setup_bch()
750 write_reg(hw, HFCUSB_CON_HDLC, conhdlc); in hfcsusb_setup_bch()
751 write_reg(hw, HFCUSB_INC_RES_F, 2); in hfcsusb_setup_bch()
752 write_reg(hw, HFCUSB_FIFO, (bch->nr == 1) ? 1 : 3); in hfcsusb_setup_bch()
753 write_reg(hw, HFCUSB_CON_HDLC, conhdlc); in hfcsusb_setup_bch()
754 write_reg(hw, HFCUSB_INC_RES_F, 2); in hfcsusb_setup_bch()
766 write_reg(hw, HFCUSB_SCTRL, sctrl); in hfcsusb_setup_bch()
[all …]
/drivers/char/pcmcia/
Dsynclink_cs.c325 #define write_reg(info, reg, val) outb((val),(info)->io_base + (reg)) macro
332 write_reg(info, (reg), \
335 write_reg(info, (reg), \
362 { info->pim_value |= (mask); write_reg(info, PIM, info->pim_value); }
365 { info->pim_value &= ~(mask); write_reg(info, PIM, info->pim_value); }
754 write_reg(info, (unsigned char) (channel + CMDR), cmd); in issue_command()
1079 write_reg(info, CHA + TXFIFO, *(info->tx_buf + info->tx_get)); in tx_ready()
1944 write_reg(info, PVR, val); in set_interface()
2980 write_reg(info, (unsigned char) (channel + BGR), in mgslpc_set_rate()
2984 write_reg(info, (unsigned char) (channel + CCR2), val); in mgslpc_set_rate()
[all …]
/drivers/net/irda/
Dstir4200.c194 static int write_reg(struct stir_cb *stir, __u16 reg, __u8 value) in write_reg() function
516 err = write_reg(stir, REG_CTRL1, CTRL1_SRESET); in change_speed()
521 err = write_reg(stir, REG_DPLL, 0x15); in change_speed()
526 err = write_reg(stir, REG_PDCLK, stir_modes[i].pdclk); in change_speed()
539 err = write_reg(stir, REG_MODE, mode); in change_speed()
544 err = write_reg(stir, REG_CTRL1, in change_speed()
549 err = write_reg(stir, REG_CTRL1, (tx_power & 3) << 1); in change_speed()
554 err = write_reg(stir, REG_CTRL2, (rx_sensitivity & 7) << 5); in change_speed()
638 err = write_reg(stir, REG_FIFOCTL, FIFOCTL_CLR); in fifo_txwait()
641 err = write_reg(stir, REG_FIFOCTL, 0); in fifo_txwait()
[all …]
/drivers/block/paride/
Dpd.c261 static inline void write_reg(struct pd_unit *disk, int reg, int val) in write_reg() function
316 write_reg(disk, 6, DRIVE(disk) + h); in pd_send_command()
317 write_reg(disk, 1, 0); /* the IDE task file */ in pd_send_command()
318 write_reg(disk, 2, n); in pd_send_command()
319 write_reg(disk, 3, s); in pd_send_command()
320 write_reg(disk, 4, c0); in pd_send_command()
321 write_reg(disk, 5, c1); in pd_send_command()
322 write_reg(disk, 7, func); in pd_send_command()
658 write_reg(disk, 6, DRIVE(disk)); in pd_identify()
Dpg.c269 static inline void write_reg(struct pg *dev, int reg, int val) in write_reg() function
322 write_reg(dev, 6, DRIVE(dev)); in pg_command()
327 write_reg(dev, 4, dlen % 256); in pg_command()
328 write_reg(dev, 5, dlen / 256); in pg_command()
329 write_reg(dev, 7, 0xa0); /* ATAPI packet command */ in pg_command()
391 write_reg(dev, 6, DRIVE(dev)); in pg_reset()
392 write_reg(dev, 7, 8); in pg_reset()
Dpt.c257 static inline void write_reg(struct pi_adapter *pi, int reg, int val) in write_reg() function
297 write_reg(pi, 6, DRIVE(tape)); in pt_command()
304 write_reg(pi, 4, dlen % 256); in pt_command()
305 write_reg(pi, 5, dlen / 256); in pt_command()
306 write_reg(pi, 7, 0xa0); /* ATAPI packet command */ in pt_command()
401 write_reg(pi, 6, DRIVE(tape)); in pt_poll_dsc()
453 write_reg(pi, 6, DRIVE(tape)); in pt_reset()
454 write_reg(pi, 7, 8); in pt_reset()
Dpcd.c332 static inline void write_reg(struct pcd_unit *cd, int reg, int val) in write_reg() function
365 write_reg(cd, 6, 0xa0 + 0x10 * cd->drive); in pcd_command()
372 write_reg(cd, 4, dlen % 256); in pcd_command()
373 write_reg(cd, 5, dlen / 256); in pcd_command()
374 write_reg(cd, 7, 0xa0); /* ATAPI packet command */ in pcd_command()
529 write_reg(cd, 6, 0xa0 + 0x10 * cd->drive); in pcd_reset()
530 write_reg(cd, 7, 8); in pcd_reset()
Dpf.c380 static inline void write_reg(struct pf_unit *pf, int reg, int val) in write_reg() function
413 write_reg(pf, 6, 0xa0+0x10*pf->drive); in pf_command()
420 write_reg(pf, 4, dlen % 256); in pf_command()
421 write_reg(pf, 5, dlen / 256); in pf_command()
422 write_reg(pf, 7, 0xa0); /* ATAPI packet command */ in pf_command()
524 write_reg(pf, 6, 0xa0+0x10*pf->drive); in pf_reset()
525 write_reg(pf, 7, 8); in pf_reset()

12