/* * Processor capabilities determination functions. * * Copyright (C) xxxx the Anonymous * Copyright (C) 1994 - 2006 Ralf Baechle * Copyright (C) 2003, 2004 Maciej W. Rozycki * Copyright (C) 2001, 2004, 2011, 2012 MIPS Technologies, Inc. * * This program is free software; you can redistribute it and/or * modify it under the terms of the GNU General Public License * as published by the Free Software Foundation; either version * 2 of the License, or (at your option) any later version. */ #include #include #include #include #include #include #include #include #include #include #include #include #include #include #include /* Hardware capabilities */ #ifdef CONFIG_CPU_MIPSR6 unsigned int elf_hwcap __read_mostly = HWCAP_MIPS_R6; #else unsigned int elf_hwcap __read_mostly; #endif static int __cpuinitdata mips_fpu_disabled; static int __init fpu_disable(char *s) { cpu_data[0].options &= ~MIPS_CPU_FPU; mips_fpu_disabled = 1; return 1; } __setup("nofpu", fpu_disable); int __cpuinitdata mips_dsp_disabled; static int __init dsp_disable(char *s) { cpu_data[0].ases &= ~(MIPS_ASE_DSP | MIPS_ASE_DSP2P); mips_dsp_disabled = 1; return 1; } __setup("nodsp", dsp_disable); static int mips_htw_disabled; static int __init htw_disable(char *s) { mips_htw_disabled = 1; if (cpu_has_htw) { write_c0_pwctl(HTW_PWCTL_BASE); cpu_data[0].options2 &= ~MIPS_CPU_HTW; } return 1; } __setup("nohtw", htw_disable); static inline void check_errata(void) { struct cpuinfo_mips *c = ¤t_cpu_data; switch (c->cputype) { case CPU_34K: /* * Erratum "RPS May Cause Incorrect Instruction Execution" * This code only handles VPE0, any SMP/SMTC/RTOS code * making use of VPE1 will be responsable for that VPE. */ if ((c->processor_id & PRID_REV_MASK) <= PRID_REV_34K_V1_0_2) write_c0_config7(read_c0_config7() | MIPS_CONF7_RPS); break; default: break; } } void __init check_bugs32(void) { check_errata(); } #include #include /* * Probe whether cpu has config register by trying to play with * alternate cache bit and see whether it matters. * It's used by cpu_probe to distinguish between R3000A and R3081. */ static inline int cpu_has_confreg(void) { #ifdef CONFIG_CPU_R3000 extern unsigned long r3k_cache_size(unsigned long); unsigned long size1, size2; unsigned long cfg = read_c0_conf(); size1 = r3k_cache_size(ST0_ISC); write_c0_conf(cfg ^ R30XX_CONF_AC); size2 = r3k_cache_size(ST0_ISC); write_c0_conf(cfg); return size1 != size2; #else return 0; #endif } static inline void set_elf_platform(int cpu, const char *plat) { if (cpu == 0) __elf_platform = plat; } /* * Get the FPU Implementation/Revision. */ static inline unsigned long cpu_get_fpu_id(void) { unsigned long tmp, fpu_id; tmp = read_c0_status(); __enable_fpu(); fpu_id = read_32bit_cp1_register(CP1_REVISION); write_c0_status(tmp); return fpu_id; } /* * Set and Get the FPU CSR31. */ static inline unsigned long cpu_test_fpu_csr31(unsigned long fcr31) { unsigned long tmp; tmp = read_c0_status(); __enable_fpu(); write_32bit_cp1_register(CP1_STATUS,fcr31); enable_fpu_hazard(); fcr31 = read_32bit_cp1_register(CP1_STATUS); write_c0_status(tmp); return fcr31; } /* * Check the CPU has an FPU the official way. */ static inline int __cpu_has_fpu(void) { return ((cpu_get_fpu_id() & 0xff00) != FPIR_IMP_NONE); } static inline unsigned long cpu_get_msa_id(void) { unsigned long status, msa_id; status = read_c0_status(); set_c0_status(ST0_CU1|ST0_FR); enable_fpu_hazard(); clear_c0_config5(MIPS_CONF5_FRE); enable_msa(); msa_id = read_msa_ir(); disable_msa(); write_c0_status(status); return msa_id; } static inline void cpu_probe_vmbits(struct cpuinfo_mips *c) { #ifdef __NEED_VMBITS_PROBE write_c0_entryhi(0x3fffffffffffe000ULL); back_to_back_c0_hazard(); c->vmbits = fls64(read_c0_entryhi() & 0x3fffffffffffe000ULL); #endif } static inline void cpu_probe_pabits(struct cpuinfo_mips *c) { unsigned int enlow; write_c0_entrylo0((-1UL)>>2); /* skip RIXI bits */ back_to_back_c0_hazard(); enlow = read_c0_entrylo0(); if ((_MIPS_SZLONG - fls(enlow)) < ilog2(_PAGE_GLOBAL)) c->options2 |= MIPS_CPU_HIMEM; } static void __cpuinit set_isa(struct cpuinfo_mips *c, unsigned int isa) { switch (isa) { case MIPS_CPU_ISA_M64R2: c->isa_level |= MIPS_CPU_ISA_M32R2 | MIPS_CPU_ISA_M64R2; case MIPS_CPU_ISA_M64R1: c->isa_level |= MIPS_CPU_ISA_M32R1 | MIPS_CPU_ISA_M64R1; case MIPS_CPU_ISA_V: c->isa_level |= MIPS_CPU_ISA_V; case MIPS_CPU_ISA_IV: c->isa_level |= MIPS_CPU_ISA_IV; case MIPS_CPU_ISA_III: c->isa_level |= MIPS_CPU_ISA_I | MIPS_CPU_ISA_II | MIPS_CPU_ISA_III; break; case MIPS_CPU_ISA_M32R2: c->isa_level |= MIPS_CPU_ISA_M32R2; case MIPS_CPU_ISA_M32R1: c->isa_level |= MIPS_CPU_ISA_M32R1; case MIPS_CPU_ISA_II: c->isa_level |= MIPS_CPU_ISA_II; case MIPS_CPU_ISA_I: c->isa_level |= MIPS_CPU_ISA_I; break; } } static void report_kernel(void) { printk("Kernel:"); #ifdef CONFIG_CPU_BIG_ENDIAN printk(" EB"); #endif #ifdef CONFIG_CPU_LITTLE_ENDIAN printk(" EL"); #endif #ifdef CONFIG_64BIT printk(" 64bit, 64bit address"); #ifdef CONFIG_48VMBITS printk(", 48 segbits"); #else printk(", 40 segbits"); #endif #elif defined(CONFIG_CPU_MIPS64) printk(" 64bit, 32bit address"); #else printk(" 32bit"); #endif #ifdef CONFIG_CPU_MIPSR6 printk(", R6"); #endif #ifdef CONFIG_CPU_HAS_MSA printk(", MSA"); #endif #ifdef CONFIG_MIPS_HARDWARE_TRACE printk(", HW trace"); #endif #ifdef CONFIG_NO_HZ_IDLE printk(", dynamic ticks"); #else printk(", periodic ticks"); #endif printk(" %dHz",CONFIG_HZ); #ifdef CONFIG_HIGH_RES_TIMERS printk(", HiRes timers"); #endif #ifdef CONFIG_DMA_COHERENT printk(", coherent DMA"); #endif #ifdef CONFIG_DMA_NONCOHERENT printk(", non-coherent DMA"); #endif printk(", pagesize=%dKiB\n",(1 << (PAGE_SHIFT - 10))); } static char unknown_isa[] __cpuinitdata = KERN_ERR \ "Unsupported ISA type, c0.config0: %d."; static inline unsigned int decode_config0(struct cpuinfo_mips *c) { unsigned int config0; int isa; config0 = read_c0_config(); if (((config0 & MIPS_CONF_MT) >> 7) == 1) c->options |= MIPS_CPU_TLB; if (((config0 & MIPS_CONF_MT) >> 7) == 4) c->options |= MIPS_CPU_TLB; isa = (config0 & MIPS_CONF_AT) >> 13; switch (isa) { case 0: switch ((config0 & MIPS_CONF_AR) >> 10) { case 0: set_isa(c, MIPS_CPU_ISA_M32R1); break; case 1: set_isa(c, MIPS_CPU_ISA_M32R2); break; case 2: c->isa_level = MIPS_CPU_ISA_M32R6; break; default: goto unknown; } break; case 2: switch ((config0 & MIPS_CONF_AR) >> 10) { case 0: set_isa(c, MIPS_CPU_ISA_M64R1); break; case 1: set_isa(c, MIPS_CPU_ISA_M64R2); break; case 2: c->isa_level = MIPS_CPU_ISA_M64R6; break; } break; default: goto unknown; } return config0 & MIPS_CONF_M; unknown: panic(unknown_isa, config0); } static inline unsigned int decode_config1(struct cpuinfo_mips *c) { unsigned int config1; config1 = read_c0_config1(); if (config1 & MIPS_CONF1_MD) c->ases |= MIPS_ASE_MDMX; if (config1 & MIPS_CONF1_WR) c->options |= MIPS_CPU_WATCH; if (config1 & MIPS_CONF1_CA) c->ases |= MIPS_ASE_MIPS16; if (config1 & MIPS_CONF1_EP) c->options |= MIPS_CPU_EJTAG; if (config1 & MIPS_CONF1_FP) { c->options |= MIPS_CPU_FPU; c->options |= MIPS_CPU_32FPR; } if (cpu_has_tlb) { c->tlbsize = ((config1 & MIPS_CONF1_TLBS) >> 25) + 1; c->tlbsizevtlb = c->tlbsize; c->tlbsizeftlbsets = 0; } return config1 & MIPS_CONF_M; } static inline unsigned int decode_config2(struct cpuinfo_mips *c) { unsigned int config2; config2 = read_c0_config2(); if (config2 & MIPS_CONF2_SL) c->scache.flags &= ~MIPS_CACHE_NOT_PRESENT; return config2 & MIPS_CONF_M; } static inline unsigned int decode_config3(struct cpuinfo_mips *c) { unsigned int config3; config3 = read_c0_config3(); if (config3 & MIPS_CONF3_SM) { c->ases |= MIPS_ASE_SMARTMIPS; #if defined(CONFIG_64BIT) || !defined(CONFIG_MIPS_HUGE_TLB_SUPPORT) c->options |= MIPS_CPU_RIXI; #endif } #if defined(CONFIG_64BIT) || !defined(CONFIG_MIPS_HUGE_TLB_SUPPORT) if (config3 & MIPS_CONF3_RXI) c->options |= MIPS_CPU_RIXI; #endif if (config3 & MIPS_CONF3_DSP) c->ases |= MIPS_ASE_DSP; if (config3 & MIPS_CONF3_DSP2P) c->ases |= MIPS_ASE_DSP2P; if (config3 & MIPS_CONF3_VINT) c->options |= MIPS_CPU_VINT; if (config3 & MIPS_CONF3_VEIC) c->options |= MIPS_CPU_VEIC; if (config3 & MIPS_CONF3_MT) c->ases |= MIPS_ASE_MIPSMT; if (config3 & MIPS_CONF3_ULRI) c->options |= MIPS_CPU_ULRI; if (config3 & MIPS_CONF3_ISA) c->options |= MIPS_CPU_MICROMIPS; #ifdef CONFIG_CPU_MICROMIPS write_c0_config3(read_c0_config3() | MIPS_CONF3_ISA_OE); #endif if (config3 & MIPS_CONF3_VZ) c->ases |= MIPS_ASE_VZ; if (config3 & MIPS_CONF3_SC) c->options |= MIPS_CPU_SEGMENTS; /* Only tested on 32-bit cores */ if (config3 & MIPS_CONF3_PW && !config_enabled(CONFIG_MIPS_PGD_C0_CONTEXT)) c->options2 |= MIPS_CPU_HTW; if (config3 & MIPS_CONF3_MSA) c->ases |= MIPS_ASE_MSA; return config3 & MIPS_CONF_M; } static unsigned int cpu_capability = 0; static inline unsigned int decode_config4(struct cpuinfo_mips *c, int pass, int conf6available) { unsigned int config4; unsigned int newcf4; unsigned int config6; config4 = read_c0_config4(); if (pass && cpu_has_tlb) { if (config4 & MIPS_CONF4_IE) { if (config4 & MIPS_CONF4_TLBINV) { c->options |= MIPS_CPU_TLBINV; printk("TLBINV/F supported, config4=0x%0x\n",config4); if (config4 & MIPS_CONF4_TLBINV_FULL) c->options |= MIPS_CPU_TLBINV_FULL; } } #ifdef CONFIG_CPU_MIPSR6 c->tlbsizevtlb = ((c->tlbsizevtlb - 1) | (((config4 & MIPS_CONF4_VTLBSIZEEXT) >> MIPS_CONF4_VTLBSIZEEXT_SHIFT) << MIPS_CONF1_TLBS_SIZE)) + 1; c->tlbsize = c->tlbsizevtlb; newcf4 = (config4 & ~MIPS_CONF4_FTLBPAGESIZE) | ((((fls(PAGE_SIZE >> BASIC_PAGE_SHIFT)-1)/2)+1) << MIPS_CONF4_FTLBPAGESIZE_SHIFT); write_c0_config4(newcf4); back_to_back_c0_hazard(); config4 = read_c0_config4(); if (config4 != newcf4) { printk(KERN_ERR "PAGE_SIZE 0x%0lx is not supported by FTLB (config4=0x%0x)\n", PAGE_SIZE, config4); if (conf6available && (cpu_capability & MIPS_FTLB_CAPABLE)) { printk("Switching FTLB OFF\n"); config6 = read_c0_config6(); write_c0_config6(config6 & ~MIPS_CONF6_FTLBEN); } printk("Total TLB(VTLB) inuse: %d\n",c->tlbsizevtlb); } else { c->tlbsizeftlbsets = 1 << ((config4 & MIPS_CONF4_FTLBSETS) >> MIPS_CONF4_FTLBSETS_SHIFT); c->tlbsizeftlbways = ((config4 & MIPS_CONF4_FTLBWAYS) >> MIPS_CONF4_FTLBWAYS_SHIFT) + 2; c->tlbsize += (c->tlbsizeftlbways * c->tlbsizeftlbsets); printk("V/FTLB found: VTLB=%d, FTLB sets=%d, ways=%d total TLB=%d\n", c->tlbsizevtlb, c->tlbsizeftlbsets, c->tlbsizeftlbways, c->tlbsize); } #else switch (config4 & MIPS_CONF4_MMUEXTDEF) { case MIPS_CONF4_MMUEXTDEF_MMUSIZEEXT: c->tlbsize = ((((config4 & MIPS_CONF4_MMUSIZEEXT) >> MIPS_CONF4_MMUSIZEEXT_SHIFT) << MIPS_CONF1_TLBS_SIZE) | (c->tlbsize - 1)) + 1; c->tlbsizevtlb = c->tlbsize; printk("MMUSizeExt found, total TLB=%d\n",c->tlbsize); break; case MIPS_CONF4_MMUEXTDEF_VTLBSIZEEXT: c->tlbsizevtlb = ((c->tlbsizevtlb - 1) | (((config4 & MIPS_CONF4_VTLBSIZEEXT) >> MIPS_CONF4_VTLBSIZEEXT_SHIFT) << MIPS_CONF1_TLBS_SIZE)) + 1; c->tlbsize = c->tlbsizevtlb; /* fall through */ case MIPS_CONF4_MMUEXTDEF_FTLBSIZEEXT: newcf4 = (config4 & ~MIPS_CONF4_FTLBPAGESIZE) | ((((fls(PAGE_SIZE >> BASIC_PAGE_SHIFT)-1)/2)+1) << MIPS_CONF4_FTLBPAGESIZE_SHIFT); write_c0_config4(newcf4); back_to_back_c0_hazard(); config4 = read_c0_config4(); if (config4 != newcf4) { printk(KERN_ERR "PAGE_SIZE 0x%0lx is not supported by FTLB (config4=0x%0x)\n", PAGE_SIZE, config4); if (conf6available && (cpu_capability & MIPS_FTLB_CAPABLE)) { printk("Switching FTLB OFF\n"); config6 = read_c0_config6(); write_c0_config6(config6 & ~MIPS_CONF6_FTLBEN); } printk("Total TLB(VTLB) inuse: %d\n",c->tlbsizevtlb); break; } c->tlbsizeftlbsets = 1 << ((config4 & MIPS_CONF4_FTLBSETS) >> MIPS_CONF4_FTLBSETS_SHIFT); c->tlbsizeftlbways = ((config4 & MIPS_CONF4_FTLBWAYS) >> MIPS_CONF4_FTLBWAYS_SHIFT) + 2; c->tlbsize += (c->tlbsizeftlbways * c->tlbsizeftlbsets); printk("V/FTLB found: VTLB=%d, FTLB sets=%d, ways=%d total TLB=%d\n", c->tlbsizevtlb, c->tlbsizeftlbsets, c->tlbsizeftlbways, c->tlbsize); break; } #endif } c->kscratch_mask = (config4 >> 16) & 0xff; return config4 & MIPS_CONF_M; } static inline unsigned int decode_config5(struct cpuinfo_mips *c) { unsigned int config5; config5 = read_c0_config5(); config5 &= ~(MIPS_CONF5_UFR | MIPS_CONF5_UFE); write_c0_config5(config5); if (config5 & MIPS_CONF5_EVA) c->options |= MIPS_CPU_EVA; if (config5 & MIPS_CONF5_MRP) c->options2 |= MIPS_CPU_MAAR; if (config5 & MIPS_CONF5_L2C) c->options2 |= MIPS_CPU_L2C; if (config5 & MIPS_CONF5_VC) c->options2 |= MIPS_CPU_VC; return config5 & MIPS_CONF_M; } static inline unsigned int decode_config6_ftlb(struct cpuinfo_mips *c) { unsigned int config6; if (cpu_capability & MIPS_FTLB_CAPABLE) { /* * Can't rely on mips_ftlb_disabled since kernel command line * hasn't been processed yet. Need to peek at the raw command * line for "noftlb". */ if (strstr(arcs_cmdline, "noftlb") == NULL) { config6 = read_c0_config6(); printk("Enable FTLB attempt\n"); write_c0_config6(config6 | MIPS_CONF6_FTLBEN); back_to_back_c0_hazard(); return(1); } } return(0); } static void decode_configs(struct cpuinfo_mips *c) { int ok, ok3 = 0, ok6 = 0; /* MIPS32 or MIPS64 compliant CPU. */ c->options = MIPS_CPU_4KEX | MIPS_CPU_4K_CACHE | MIPS_CPU_COUNTER | MIPS_CPU_DIVEC | MIPS_CPU_LLSC | MIPS_CPU_MCHECK; c->scache.flags = MIPS_CACHE_NOT_PRESENT; ok = decode_config0(c); /* Read Config registers. */ BUG_ON(!ok); /* Arch spec violation! */ if (ok) ok = decode_config1(c); if (ok) ok = decode_config2(c); if (ok) ok = ok3 = decode_config3(c); if (ok) ok = decode_config4(c,0,0); /* first pass - just return Mbit */ if (ok) ok = decode_config5(c); if (cpu_capability & MIPS_FTLB_CAPABLE) ok6 = decode_config6_ftlb(c); if (ok3) ok = decode_config4(c,1,ok6); /* real parse pass, thanks HW team :-/ */ mips_probe_watch_registers(c); if (cpu_has_mips_r2 || cpu_has_mips_r6) c->core = read_c0_ebase() & 0x3ff; if (cpu_has_rixi) { write_c0_pagegrain(read_c0_pagegrain() | PG_IEC); back_to_back_c0_hazard(); if (read_c0_pagegrain() & PG_IEC) { c->options |= MIPS_CPU_RIXI_EXCEPT; pr_info("TLBRI/TLBXI exceptions are used\n"); } } } #define R4K_OPTS (MIPS_CPU_TLB | MIPS_CPU_4KEX | MIPS_CPU_4K_CACHE \ | MIPS_CPU_COUNTER) static inline void cpu_probe_legacy(struct cpuinfo_mips *c, unsigned int cpu) { switch (c->processor_id & 0xff00) { case PRID_IMP_R2000: c->cputype = CPU_R2000; __cpu_name[cpu] = "R2000"; set_isa(c, MIPS_CPU_ISA_I); c->options = MIPS_CPU_TLB | MIPS_CPU_3K_CACHE | MIPS_CPU_NOFPUEX; if (__cpu_has_fpu()) c->options |= MIPS_CPU_FPU; c->tlbsize = 64; break; case PRID_IMP_R3000: if ((c->processor_id & 0xff) == PRID_REV_R3000A) { if (cpu_has_confreg()) { c->cputype = CPU_R3081E; __cpu_name[cpu] = "R3081"; } else { c->cputype = CPU_R3000A; __cpu_name[cpu] = "R3000A"; } } else { c->cputype = CPU_R3000; __cpu_name[cpu] = "R3000"; } set_isa(c, MIPS_CPU_ISA_I); c->options = MIPS_CPU_TLB | MIPS_CPU_3K_CACHE | MIPS_CPU_NOFPUEX; if (__cpu_has_fpu()) c->options |= MIPS_CPU_FPU; c->tlbsize = 64; break; case PRID_IMP_R4000: if (read_c0_config() & CONF_SC) { if ((c->processor_id & 0xff) >= PRID_REV_R4400) { c->cputype = CPU_R4400PC; __cpu_name[cpu] = "R4400PC"; } else { c->cputype = CPU_R4000PC; __cpu_name[cpu] = "R4000PC"; } } else { if ((c->processor_id & 0xff) >= PRID_REV_R4400) { c->cputype = CPU_R4400SC; __cpu_name[cpu] = "R4400SC"; } else { c->cputype = CPU_R4000SC; __cpu_name[cpu] = "R4000SC"; } } set_isa(c, MIPS_CPU_ISA_III); c->options = R4K_OPTS | MIPS_CPU_FPU | MIPS_CPU_32FPR | MIPS_CPU_WATCH | MIPS_CPU_VCE | MIPS_CPU_LLSC; c->tlbsize = 48; break; case PRID_IMP_VR41XX: set_isa(c, MIPS_CPU_ISA_III); c->options = R4K_OPTS; c->tlbsize = 32; switch (c->processor_id & 0xf0) { case PRID_REV_VR4111: c->cputype = CPU_VR4111; __cpu_name[cpu] = "NEC VR4111"; break; case PRID_REV_VR4121: c->cputype = CPU_VR4121; __cpu_name[cpu] = "NEC VR4121"; break; case PRID_REV_VR4122: if ((c->processor_id & 0xf) < 0x3) { c->cputype = CPU_VR4122; __cpu_name[cpu] = "NEC VR4122"; } else { c->cputype = CPU_VR4181A; __cpu_name[cpu] = "NEC VR4181A"; } break; case PRID_REV_VR4130: if ((c->processor_id & 0xf) < 0x4) { c->cputype = CPU_VR4131; __cpu_name[cpu] = "NEC VR4131"; } else { c->cputype = CPU_VR4133; c->options |= MIPS_CPU_LLSC; __cpu_name[cpu] = "NEC VR4133"; } break; default: printk(KERN_INFO "Unexpected CPU of NEC VR4100 series\n"); c->cputype = CPU_VR41XX; __cpu_name[cpu] = "NEC Vr41xx"; break; } break; case PRID_IMP_R4300: c->cputype = CPU_R4300; __cpu_name[cpu] = "R4300"; set_isa(c, MIPS_CPU_ISA_III); c->options = R4K_OPTS | MIPS_CPU_FPU | MIPS_CPU_32FPR | MIPS_CPU_LLSC; c->tlbsize = 32; break; case PRID_IMP_R4600: c->cputype = CPU_R4600; __cpu_name[cpu] = "R4600"; set_isa(c, MIPS_CPU_ISA_III); c->options = R4K_OPTS | MIPS_CPU_FPU | MIPS_CPU_32FPR | MIPS_CPU_LLSC; c->tlbsize = 48; break; #if 0 case PRID_IMP_R4650: /* * This processor doesn't have an MMU, so it's not * "real easy" to run Linux on it. It is left purely * for documentation. Commented out because it shares * it's c0_prid id number with the TX3900. */ c->cputype = CPU_R4650; __cpu_name[cpu] = "R4650"; set_isa(c, MIPS_CPU_ISA_III); c->options = R4K_OPTS | MIPS_CPU_FPU | MIPS_CPU_LLSC; c->tlbsize = 48; break; #endif case PRID_IMP_TX39: set_isa(c, MIPS_CPU_ISA_I); c->options = MIPS_CPU_TLB | MIPS_CPU_TX39_CACHE; if ((c->processor_id & 0xf0) == (PRID_REV_TX3927 & 0xf0)) { c->cputype = CPU_TX3927; __cpu_name[cpu] = "TX3927"; c->tlbsize = 64; } else { switch (c->processor_id & 0xff) { case PRID_REV_TX3912: c->cputype = CPU_TX3912; __cpu_name[cpu] = "TX3912"; c->tlbsize = 32; break; case PRID_REV_TX3922: c->cputype = CPU_TX3922; __cpu_name[cpu] = "TX3922"; c->tlbsize = 64; break; } } break; case PRID_IMP_R4700: c->cputype = CPU_R4700; __cpu_name[cpu] = "R4700"; set_isa(c, MIPS_CPU_ISA_III); c->options = R4K_OPTS | MIPS_CPU_FPU | MIPS_CPU_32FPR | MIPS_CPU_LLSC; c->tlbsize = 48; break; case PRID_IMP_TX49: c->cputype = CPU_TX49XX; __cpu_name[cpu] = "R49XX"; set_isa(c, MIPS_CPU_ISA_III); c->options = R4K_OPTS | MIPS_CPU_LLSC; if (!(c->processor_id & 0x08)) c->options |= MIPS_CPU_FPU | MIPS_CPU_32FPR; c->tlbsize = 48; break; case PRID_IMP_R5000: c->cputype = CPU_R5000; __cpu_name[cpu] = "R5000"; set_isa(c, MIPS_CPU_ISA_IV); c->options = R4K_OPTS | MIPS_CPU_FPU | MIPS_CPU_32FPR | MIPS_CPU_LLSC; c->tlbsize = 48; break; case PRID_IMP_R5432: c->cputype = CPU_R5432; __cpu_name[cpu] = "R5432"; set_isa(c, MIPS_CPU_ISA_IV); c->options = R4K_OPTS | MIPS_CPU_FPU | MIPS_CPU_32FPR | MIPS_CPU_WATCH | MIPS_CPU_LLSC; c->tlbsize = 48; break; case PRID_IMP_R5500: c->cputype = CPU_R5500; __cpu_name[cpu] = "R5500"; set_isa(c, MIPS_CPU_ISA_IV); c->options = R4K_OPTS | MIPS_CPU_FPU | MIPS_CPU_32FPR | MIPS_CPU_WATCH | MIPS_CPU_LLSC; c->tlbsize = 48; break; case PRID_IMP_NEVADA: c->cputype = CPU_NEVADA; __cpu_name[cpu] = "Nevada"; set_isa(c, MIPS_CPU_ISA_IV); c->options = R4K_OPTS | MIPS_CPU_FPU | MIPS_CPU_32FPR | MIPS_CPU_DIVEC | MIPS_CPU_LLSC; c->tlbsize = 48; break; case PRID_IMP_R6000: c->cputype = CPU_R6000; __cpu_name[cpu] = "R6000"; set_isa(c, MIPS_CPU_ISA_II); c->options = MIPS_CPU_TLB | MIPS_CPU_FPU | MIPS_CPU_LLSC; c->tlbsize = 32; break; case PRID_IMP_R6000A: c->cputype = CPU_R6000A; __cpu_name[cpu] = "R6000A"; set_isa(c, MIPS_CPU_ISA_II); c->options = MIPS_CPU_TLB | MIPS_CPU_FPU | MIPS_CPU_LLSC; c->tlbsize = 32; break; case PRID_IMP_RM7000: c->cputype = CPU_RM7000; __cpu_name[cpu] = "RM7000"; set_isa(c, MIPS_CPU_ISA_IV); c->options = R4K_OPTS | MIPS_CPU_FPU | MIPS_CPU_32FPR | MIPS_CPU_LLSC; /* * Undocumented RM7000: Bit 29 in the info register of * the RM7000 v2.0 indicates if the TLB has 48 or 64 * entries. * * 29 1 => 64 entry JTLB * 0 => 48 entry JTLB */ c->tlbsize = (read_c0_info() & (1 << 29)) ? 64 : 48; break; case PRID_IMP_RM9000: c->cputype = CPU_RM9000; __cpu_name[cpu] = "RM9000"; set_isa(c, MIPS_CPU_ISA_IV); c->options = R4K_OPTS | MIPS_CPU_FPU | MIPS_CPU_32FPR | MIPS_CPU_LLSC; /* * Bit 29 in the info register of the RM9000 * indicates if the TLB has 48 or 64 entries. * * 29 1 => 64 entry JTLB * 0 => 48 entry JTLB */ c->tlbsize = (read_c0_info() & (1 << 29)) ? 64 : 48; break; case PRID_IMP_R8000: c->cputype = CPU_R8000; __cpu_name[cpu] = "RM8000"; set_isa(c, MIPS_CPU_ISA_IV); c->options = MIPS_CPU_TLB | MIPS_CPU_4KEX | MIPS_CPU_FPU | MIPS_CPU_32FPR | MIPS_CPU_LLSC; c->tlbsize = 384; /* has weird TLB: 3-way x 128 */ break; case PRID_IMP_R10000: c->cputype = CPU_R10000; __cpu_name[cpu] = "R10000"; set_isa(c, MIPS_CPU_ISA_IV); c->options = MIPS_CPU_TLB | MIPS_CPU_4K_CACHE | MIPS_CPU_4KEX | MIPS_CPU_FPU | MIPS_CPU_32FPR | MIPS_CPU_COUNTER | MIPS_CPU_WATCH | MIPS_CPU_LLSC; c->tlbsize = 64; break; case PRID_IMP_R12000: c->cputype = CPU_R12000; __cpu_name[cpu] = "R12000"; set_isa(c, MIPS_CPU_ISA_IV); c->options = MIPS_CPU_TLB | MIPS_CPU_4K_CACHE | MIPS_CPU_4KEX | MIPS_CPU_FPU | MIPS_CPU_32FPR | MIPS_CPU_COUNTER | MIPS_CPU_WATCH | MIPS_CPU_LLSC; c->tlbsize = 64; break; case PRID_IMP_R14000: c->cputype = CPU_R14000; __cpu_name[cpu] = "R14000"; set_isa(c, MIPS_CPU_ISA_IV); c->options = MIPS_CPU_TLB | MIPS_CPU_4K_CACHE | MIPS_CPU_4KEX | MIPS_CPU_FPU | MIPS_CPU_32FPR | MIPS_CPU_COUNTER | MIPS_CPU_WATCH | MIPS_CPU_LLSC; c->tlbsize = 64; break; case PRID_IMP_LOONGSON2: c->cputype = CPU_LOONGSON2; __cpu_name[cpu] = "ICT Loongson-2"; switch (c->processor_id & PRID_REV_MASK) { case PRID_REV_LOONGSON2E: set_elf_platform(cpu, "loongson2e"); break; case PRID_REV_LOONGSON2F: set_elf_platform(cpu, "loongson2f"); break; } set_isa(c, MIPS_CPU_ISA_III); c->options = R4K_OPTS | MIPS_CPU_FPU | MIPS_CPU_LLSC | MIPS_CPU_32FPR; c->tlbsize = 64; break; case PRID_IMP_LOONGSON1: decode_configs(c); c->cputype = CPU_LOONGSON1; switch (c->processor_id & PRID_REV_MASK) { case PRID_REV_LOONGSON1B: __cpu_name[cpu] = "Loongson 1B"; break; } break; } } static inline void cpu_probe_mips(struct cpuinfo_mips *c, unsigned int cpu) { switch (c->processor_id & 0xff00) { case PRID_IMP_QEMU: c->cputype = CPU_QEMU; __cpu_name[cpu] = "MIPS GENERIC QEMU"; break; case PRID_IMP_4KC: c->cputype = CPU_4KC; __cpu_name[cpu] = "MIPS 4Kc"; break; case PRID_IMP_4KEC: case PRID_IMP_4KECR2: c->cputype = CPU_4KEC; __cpu_name[cpu] = "MIPS 4KEc"; break; case PRID_IMP_4KSC: case PRID_IMP_4KSD: c->cputype = CPU_4KSC; __cpu_name[cpu] = "MIPS 4KSc"; break; case PRID_IMP_5KC: c->cputype = CPU_5KC; __cpu_name[cpu] = "MIPS 5Kc"; break; case PRID_IMP_5KE: c->cputype = CPU_5KE; __cpu_name[cpu] = "MIPS 5KE"; break; case PRID_IMP_20KC: c->cputype = CPU_20KC; __cpu_name[cpu] = "MIPS 20Kc"; break; case PRID_IMP_24K: c->cputype = CPU_24K; __cpu_name[cpu] = "MIPS 24Kc"; break; case PRID_IMP_24KE: c->cputype = CPU_24K; __cpu_name[cpu] = "MIPS 24KEc"; break; case PRID_IMP_25KF: c->cputype = CPU_25KF; __cpu_name[cpu] = "MIPS 25Kc"; break; case PRID_IMP_34K: c->cputype = CPU_34K; __cpu_name[cpu] = "MIPS 34Kc"; break; case PRID_IMP_74K: c->cputype = CPU_74K; __cpu_name[cpu] = "MIPS 74Kc"; break; case PRID_IMP_M14KC: c->cputype = CPU_M14KC; __cpu_name[cpu] = "MIPS M14Kc"; break; case PRID_IMP_M14KEC: c->cputype = CPU_M14KEC; __cpu_name[cpu] = "MIPS M14KEc"; break; case PRID_IMP_1004K: c->cputype = CPU_1004K; __cpu_name[cpu] = "MIPS 1004Kc"; break; case PRID_IMP_1074K: c->cputype = CPU_74K; __cpu_name[cpu] = "MIPS 1074Kc"; break; case PRID_IMP_PROAPTIV_UP: c->cputype = CPU_PROAPTIV; __cpu_name[cpu] = "MIPS proAptiv"; cpu_capability = MIPS_FTLB_CAPABLE; break; case PRID_IMP_PROAPTIV_MP: c->cputype = CPU_PROAPTIV; __cpu_name[cpu] = "MIPS proAptiv (multi)"; cpu_capability = MIPS_FTLB_CAPABLE; break; case PRID_IMP_INTERAPTIV_UP: c->cputype = CPU_INTERAPTIV; __cpu_name[cpu] = "MIPS interAptiv UP"; break; case PRID_IMP_INTERAPTIV_MP: c->cputype = CPU_INTERAPTIV; __cpu_name[cpu] = "MIPS interAptiv"; case PRID_IMP_VIRTUOSO: c->cputype = CPU_VIRTUOSO; __cpu_name[cpu] = "MIPS Virtuoso"; break; case PRID_IMP_P5600: c->cputype = CPU_P5600; __cpu_name[cpu] = "MIPS P5600"; cpu_capability = MIPS_FTLB_CAPABLE; break; case PRID_IMP_SAMURAI_UP: c->cputype = CPU_SAMURAI; __cpu_name[cpu] = "MIPS Samurai UP"; break; } report_kernel(); decode_configs(c); spram_config(); } static inline void cpu_probe_alchemy(struct cpuinfo_mips *c, unsigned int cpu) { decode_configs(c); switch (c->processor_id & 0xff00) { case PRID_IMP_AU1_REV1: case PRID_IMP_AU1_REV2: c->cputype = CPU_ALCHEMY; switch ((c->processor_id >> 24) & 0xff) { case 0: __cpu_name[cpu] = "Au1000"; break; case 1: __cpu_name[cpu] = "Au1500"; break; case 2: __cpu_name[cpu] = "Au1100"; break; case 3: __cpu_name[cpu] = "Au1550"; break; case 4: __cpu_name[cpu] = "Au1200"; if ((c->processor_id & 0xff) == 2) __cpu_name[cpu] = "Au1250"; break; case 5: __cpu_name[cpu] = "Au1210"; break; default: __cpu_name[cpu] = "Au1xxx"; break; } break; } } static inline void cpu_probe_sibyte(struct cpuinfo_mips *c, unsigned int cpu) { decode_configs(c); switch (c->processor_id & 0xff00) { case PRID_IMP_SB1: c->cputype = CPU_SB1; __cpu_name[cpu] = "SiByte SB1"; /* FPU in pass1 is known to have issues. */ if ((c->processor_id & 0xff) < 0x02) c->options &= ~(MIPS_CPU_FPU | MIPS_CPU_32FPR); break; case PRID_IMP_SB1A: c->cputype = CPU_SB1A; __cpu_name[cpu] = "SiByte SB1A"; break; } } static inline void cpu_probe_sandcraft(struct cpuinfo_mips *c, unsigned int cpu) { decode_configs(c); switch (c->processor_id & 0xff00) { case PRID_IMP_SR71000: c->cputype = CPU_SR71000; __cpu_name[cpu] = "Sandcraft SR71000"; c->scache.ways = 8; c->tlbsize = 64; break; } } static inline void cpu_probe_nxp(struct cpuinfo_mips *c, unsigned int cpu) { decode_configs(c); switch (c->processor_id & 0xff00) { case PRID_IMP_PR4450: c->cputype = CPU_PR4450; __cpu_name[cpu] = "Philips PR4450"; set_isa(c, MIPS_CPU_ISA_M32R1); break; } } static inline void cpu_probe_broadcom(struct cpuinfo_mips *c, unsigned int cpu) { decode_configs(c); switch (c->processor_id & 0xff00) { case PRID_IMP_BMIPS32_REV4: case PRID_IMP_BMIPS32_REV8: c->cputype = CPU_BMIPS32; __cpu_name[cpu] = "Broadcom BMIPS32"; set_elf_platform(cpu, "bmips32"); break; case PRID_IMP_BMIPS3300: case PRID_IMP_BMIPS3300_ALT: case PRID_IMP_BMIPS3300_BUG: c->cputype = CPU_BMIPS3300; __cpu_name[cpu] = "Broadcom BMIPS3300"; set_elf_platform(cpu, "bmips3300"); break; case PRID_IMP_BMIPS43XX: { int rev = c->processor_id & 0xff; if (rev >= PRID_REV_BMIPS4380_LO && rev <= PRID_REV_BMIPS4380_HI) { c->cputype = CPU_BMIPS4380; __cpu_name[cpu] = "Broadcom BMIPS4380"; set_elf_platform(cpu, "bmips4380"); } else { c->cputype = CPU_BMIPS4350; __cpu_name[cpu] = "Broadcom BMIPS4350"; set_elf_platform(cpu, "bmips4350"); } break; } case PRID_IMP_BMIPS5000: c->cputype = CPU_BMIPS5000; __cpu_name[cpu] = "Broadcom BMIPS5000"; set_elf_platform(cpu, "bmips5000"); c->options |= MIPS_CPU_ULRI; break; } } static inline void cpu_probe_cavium(struct cpuinfo_mips *c, unsigned int cpu) { decode_configs(c); switch (c->processor_id & 0xff00) { case PRID_IMP_CAVIUM_CN38XX: case PRID_IMP_CAVIUM_CN31XX: case PRID_IMP_CAVIUM_CN30XX: c->cputype = CPU_CAVIUM_OCTEON; __cpu_name[cpu] = "Cavium Octeon"; goto platform; case PRID_IMP_CAVIUM_CN58XX: case PRID_IMP_CAVIUM_CN56XX: case PRID_IMP_CAVIUM_CN50XX: case PRID_IMP_CAVIUM_CN52XX: c->cputype = CPU_CAVIUM_OCTEON_PLUS; __cpu_name[cpu] = "Cavium Octeon+"; platform: set_elf_platform(cpu, "octeon"); break; case PRID_IMP_CAVIUM_CN61XX: case PRID_IMP_CAVIUM_CN63XX: case PRID_IMP_CAVIUM_CN66XX: case PRID_IMP_CAVIUM_CN68XX: c->cputype = CPU_CAVIUM_OCTEON2; __cpu_name[cpu] = "Cavium Octeon II"; set_elf_platform(cpu, "octeon2"); break; default: printk(KERN_INFO "Unknown Octeon chip!\n"); c->cputype = CPU_UNKNOWN; break; } } static inline void cpu_probe_ingenic(struct cpuinfo_mips *c, unsigned int cpu) { decode_configs(c); /* JZRISC does not implement the CP0 counter. */ c->options &= ~MIPS_CPU_COUNTER; switch (c->processor_id & 0xff00) { case PRID_IMP_JZRISC: c->cputype = CPU_JZRISC; __cpu_name[cpu] = "Ingenic JZRISC"; break; default: panic("Unknown Ingenic Processor ID!"); break; } } static inline void cpu_probe_netlogic(struct cpuinfo_mips *c, int cpu) { decode_configs(c); if ((c->processor_id & 0xff00) == PRID_IMP_NETLOGIC_AU13XX) { c->cputype = CPU_ALCHEMY; __cpu_name[cpu] = "Au1300"; /* following stuff is not for Alchemy */ return; } c->options = (MIPS_CPU_TLB | MIPS_CPU_4KEX | MIPS_CPU_COUNTER | MIPS_CPU_DIVEC | MIPS_CPU_WATCH | MIPS_CPU_EJTAG | MIPS_CPU_LLSC); switch (c->processor_id & 0xff00) { case PRID_IMP_NETLOGIC_XLP8XX: case PRID_IMP_NETLOGIC_XLP3XX: c->cputype = CPU_XLP; __cpu_name[cpu] = "Netlogic XLP"; break; case PRID_IMP_NETLOGIC_XLR732: case PRID_IMP_NETLOGIC_XLR716: case PRID_IMP_NETLOGIC_XLR532: case PRID_IMP_NETLOGIC_XLR308: case PRID_IMP_NETLOGIC_XLR532C: case PRID_IMP_NETLOGIC_XLR516C: case PRID_IMP_NETLOGIC_XLR508C: case PRID_IMP_NETLOGIC_XLR308C: c->cputype = CPU_XLR; __cpu_name[cpu] = "Netlogic XLR"; break; case PRID_IMP_NETLOGIC_XLS608: case PRID_IMP_NETLOGIC_XLS408: case PRID_IMP_NETLOGIC_XLS404: case PRID_IMP_NETLOGIC_XLS208: case PRID_IMP_NETLOGIC_XLS204: case PRID_IMP_NETLOGIC_XLS108: case PRID_IMP_NETLOGIC_XLS104: case PRID_IMP_NETLOGIC_XLS616B: case PRID_IMP_NETLOGIC_XLS608B: case PRID_IMP_NETLOGIC_XLS416B: case PRID_IMP_NETLOGIC_XLS412B: case PRID_IMP_NETLOGIC_XLS408B: case PRID_IMP_NETLOGIC_XLS404B: c->cputype = CPU_XLR; __cpu_name[cpu] = "Netlogic XLS"; break; default: pr_info("Unknown Netlogic chip id [%02x]!\n", c->processor_id); c->cputype = CPU_XLR; break; } if (c->cputype == CPU_XLP) { set_isa(c, MIPS_CPU_ISA_M64R2); c->options |= (MIPS_CPU_FPU | MIPS_CPU_ULRI | MIPS_CPU_MCHECK); /* This will be updated again after all threads are woken up */ c->tlbsize = ((read_c0_config6() >> 16) & 0xffff) + 1; } else { set_isa(c, MIPS_CPU_ISA_M64R1); c->tlbsize = ((read_c0_config1() >> 25) & 0x3f) + 1; } } #ifdef CONFIG_64BIT /* For use by uaccess.h */ u64 __ua_limit; EXPORT_SYMBOL(__ua_limit); #endif const char *__cpu_name[NR_CPUS]; const char *__elf_platform; unsigned int fpu_fcr31 __read_mostly = 0; unsigned int system_has_fpu __read_mostly = 0; unsigned int global_fpu_id __read_mostly = 0; __cpuinit void cpu_probe(void) { struct cpuinfo_mips *c = ¤t_cpu_data; unsigned int cpu = smp_processor_id(); c->processor_id = PRID_IMP_UNKNOWN; c->fpu_id = FPIR_IMP_NONE; c->cputype = CPU_UNKNOWN; c->processor_id = read_c0_prid(); switch (c->processor_id & 0xff0000) { case PRID_COMP_LEGACY: cpu_probe_legacy(c, cpu); break; case PRID_COMP_MIPS: cpu_probe_mips(c, cpu); break; case PRID_COMP_ALCHEMY: cpu_probe_alchemy(c, cpu); break; case PRID_COMP_SIBYTE: cpu_probe_sibyte(c, cpu); break; case PRID_COMP_BROADCOM: cpu_probe_broadcom(c, cpu); break; case PRID_COMP_SANDCRAFT: cpu_probe_sandcraft(c, cpu); break; case PRID_COMP_NXP: cpu_probe_nxp(c, cpu); break; case PRID_COMP_CAVIUM: cpu_probe_cavium(c, cpu); break; case PRID_COMP_INGENIC: cpu_probe_ingenic(c, cpu); break; case PRID_COMP_NETLOGIC: cpu_probe_netlogic(c, cpu); break; } BUG_ON(!__cpu_name[cpu]); BUG_ON(c->cputype == CPU_UNKNOWN); /* * Platform code can force the cpu type to optimize code * generation. In that case be sure the cpu type is correctly * manually setup otherwise it could trigger some nasty bugs. */ BUG_ON(current_cpu_type() != c->cputype); if (mips_fpu_disabled) c->options &= ~MIPS_CPU_FPU; if (mips_dsp_disabled) c->ases &= ~(MIPS_ASE_DSP | MIPS_ASE_DSP2P); c->htw_level = 0; if (c->options2 & MIPS_CPU_HTW) write_c0_pwctl(HTW_PWCTL_BASE); if (mips_htw_disabled) c->options2 &= ~MIPS_CPU_HTW; if (c->options & MIPS_CPU_FPU) { system_has_fpu = 1; fpu_fcr31 = cpu_test_fpu_csr31(FPU_CSR_DEFAULT); global_fpu_id = cpu_get_fpu_id(); c->fpu_id = global_fpu_id; if (c->isa_level & (MIPS_CPU_ISA_M32R1 | MIPS_CPU_ISA_M64R1 | MIPS_CPU_ISA_M32R2 | MIPS_CPU_ISA_M64R2 | MIPS_CPU_ISA_M32R6 | MIPS_CPU_ISA_M64R6)) { if (c->fpu_id & MIPS_FPIR_3D) c->ases |= MIPS_ASE_MIPS3D; if (c->fpu_id & MIPS_FPIR_HAS2008) fpu_fcr31 = cpu_test_fpu_csr31(FPU_CSR_DEFAULT|FPU_CSR_MAC2008|FPU_CSR_ABS2008|FPU_CSR_NAN2008); if (c->fpu_id & MIPS_FPIR_FREP) { c->options2 |= MIPS_CPU_FRE; pr_info("FPU has FRE support\n"); } } } if (cpu_has_mips_r2 || cpu_has_mips_r6) { c->srsets = ((read_c0_srsctl() >> 26) & 0x0f) + 1; /* R2 has Performance Counter Interrupt indicator */ c->options |= MIPS_CPU_PCI; } else c->srsets = 1; if (cpu_has_msa) { c->msa_id = cpu_get_msa_id(); WARN(c->msa_id & MSA_IR_WRPF, "Vector register partitioning unimplemented!"); elf_hwcap |= HWCAP_MIPS_MSA; } cpu_probe_vmbits(c); cpu_probe_pabits(c); #ifdef CONFIG_64BIT if (cpu == 0) __ua_limit = ~((1ull << cpu_vmbits) - 1); #endif } __cpuinit void cpu_report(void) { struct cpuinfo_mips *c = ¤t_cpu_data; printk(KERN_INFO "CPU%d revision is: %08x (%s)\n", smp_processor_id(), c->processor_id, cpu_name_string()); if (c->options & MIPS_CPU_FPU) printk(KERN_INFO "FPU revision is: %08x\n", c->fpu_id); if (cpu_has_msa) pr_info("MSA revision is: %08x\n", c->msa_id); }