Home
last modified time | relevance | path

Searched refs:ASYNC_BANK3_SIZE (Results 1 – 16 of 16) sorted by relevance

/arch/blackfin/mach-bf527/include/mach/
Dmem_map.h17 #define ASYNC_BANK3_SIZE 0x00100000 /* 1M */ macro
/arch/blackfin/mach-bf518/include/mach/
Dmem_map.h17 #define ASYNC_BANK3_SIZE 0x00100000 /* 1M */ macro
/arch/blackfin/mach-bf538/include/mach/
Dmem_map.h17 #define ASYNC_BANK3_SIZE 0x00100000 /* 1M */ macro
/arch/blackfin/mach-bf609/include/mach/
Dmem_map.h17 #define ASYNC_BANK3_SIZE 0x04000000 /* 64M */ macro
/arch/blackfin/mach-bf548/include/mach/
Dmem_map.h17 #define ASYNC_BANK3_SIZE 0x04000000 /* 64M */ macro
/arch/blackfin/mach-bf533/include/mach/
Dmem_map.h17 #define ASYNC_BANK3_SIZE 0x00100000 /* 1M */ macro
/arch/blackfin/mach-bf537/include/mach/
Dmem_map.h17 #define ASYNC_BANK3_SIZE 0x00100000 /* 1M */ macro
/arch/blackfin/kernel/cplb-nompu/
Dcplbinit.c154 dcplb_bounds[i_d].eaddr = ASYNC_BANK3_BASE + ASYNC_BANK3_SIZE; in generate_cplb_tables_all()
193 icplb_bounds[i_i].eaddr = ASYNC_BANK3_BASE + ASYNC_BANK3_SIZE; in generate_cplb_tables_all()
Dcplbmgr.c203 && (addr < ASYNC_BANK3_BASE + ASYNC_BANK3_SIZE)) in dcplb_miss()
/arch/blackfin/mach-bf561/include/mach/
Dmem_map.h17 #define ASYNC_BANK3_SIZE 0x04000000 /* 64M */ macro
/arch/blackfin/kernel/cplb-mpu/
Dcplbmgr.c122 if (addr >= ASYNC_BANK0_BASE && addr < ASYNC_BANK3_BASE + ASYNC_BANK3_SIZE) { in dcplb_miss()
221 if (addr >= ASYNC_BANK0_BASE && addr < ASYNC_BANK3_BASE + ASYNC_BANK3_SIZE) { in icplb_miss()
/arch/blackfin/kernel/
Dprocess.c294 if (addr >= ASYNC_BANK3_BASE && addr < ASYNC_BANK3_BASE + ASYNC_BANK3_SIZE) { in in_async()
297 if (addr + size <= ASYNC_BANK3_BASE + ASYNC_BANK3_SIZE) in in_async()
Dkgdb.c449 ASYNC_BANK2_SIZE + ASYNC_BANK3_SIZE)
Dtrace.c90 } else if (address >= ASYNC_BANK3_BASE + ASYNC_BANK3_SIZE && address < BOOT_ROM_START) { in decode_address()
Dsetup.c655 page_mask_nelts = (((_ramend + ASYNC_BANK3_BASE + ASYNC_BANK3_SIZE - in memory_setup()
/arch/blackfin/include/asm/
Dmmu_context.h128 if (unlikely(addr >= ASYNC_BANK0_BASE && addr < ASYNC_BANK3_BASE + ASYNC_BANK3_SIZE)) in protect_page()