Home
last modified time | relevance | path

Searched refs:CCM_PCCR1 (Results 1 – 2 of 2) sorted by relevance

/arch/arm/mach-imx/
Dclk-imx27.c25 #define CCM_PCCR1 IO_ADDR_CCM(0x24) macro
169 clk[nfc_baud_gate] = imx_clk_gate("nfc_baud_gate", "nfc_div", CCM_PCCR1, 3); in mx27_clocks_init()
170 clk[ssi2_baud_gate] = imx_clk_gate("ssi2_baud_gate", "ssi2_div", CCM_PCCR1, 4); in mx27_clocks_init()
171 clk[ssi1_baud_gate] = imx_clk_gate("ssi1_baud_gate", "ssi1_div", CCM_PCCR1, 5); in mx27_clocks_init()
172 clk[vpu_baud_gate] = imx_clk_gate("vpu_baud_gate", "vpu_div", CCM_PCCR1, 6); in mx27_clocks_init()
173 clk[per4_gate] = imx_clk_gate("per4_gate", "per4_div", CCM_PCCR1, 7); in mx27_clocks_init()
174 clk[per3_gate] = imx_clk_gate("per3_gate", "per3_div", CCM_PCCR1, 8); in mx27_clocks_init()
175 clk[per2_gate] = imx_clk_gate("per2_gate", "per2_div", CCM_PCCR1, 9); in mx27_clocks_init()
176 clk[per1_gate] = imx_clk_gate("per1_gate", "per1_div", CCM_PCCR1, 10); in mx27_clocks_init()
177 clk[usb_ahb_gate] = imx_clk_gate("usb_ahb_gate", "ahb", CCM_PCCR1, 11); in mx27_clocks_init()
[all …]
Dclk-imx21.c44 #define CCM_PCCR1 IO_ADDR_CCM(0x24) macro
95 clk[gpt1_ipg_gate] = imx_clk_gate("gpt1_ipg_gate", "ipg", CCM_PCCR1, 25); in mx21_clocks_init()
96 clk[gpt2_ipg_gate] = imx_clk_gate("gpt2_ipg_gate", "ipg", CCM_PCCR1, 26); in mx21_clocks_init()
97 clk[gpt3_ipg_gate] = imx_clk_gate("gpt3_ipg_gate", "ipg", CCM_PCCR1, 27); in mx21_clocks_init()
98 clk[pwm_ipg_gate] = imx_clk_gate("pwm_ipg_gate", "ipg", CCM_PCCR1, 28); in mx21_clocks_init()
103 clk[cspi3_ipg_gate] = imx_clk_gate("cspi3_ipg_gate", "ipg", CCM_PCCR1, 23); in mx21_clocks_init()
122 clk[wdog_gate] = imx_clk_gate("wdog_gate", "ipg", CCM_PCCR1, 24); in mx21_clocks_init()
125 clk[kpp_gate] = imx_clk_gate("kpp_gate", "ipg", CCM_PCCR1, 30); in mx21_clocks_init()
126 clk[owire_gate] = imx_clk_gate("owire_gate", "ipg", CCM_PCCR1, 31); in mx21_clocks_init()
127 clk[rtc_gate] = imx_clk_gate("rtc_gate", "ipg", CCM_PCCR1, 29); in mx21_clocks_init()