Home
last modified time | relevance | path

Searched refs:EXYNOS5_CPLL_SYSCLK_SYS_PWR_REG (Results 1 – 2 of 2) sorted by relevance

/arch/arm/mach-exynos/
Dpmu.c246 { EXYNOS5_CPLL_SYSCLK_SYS_PWR_REG, { 0x1, 0x0, 0x0} },
/arch/arm/mach-exynos/include/mach/
Dregs-pmu.h269 #define EXYNOS5_CPLL_SYSCLK_SYS_PWR_REG S5P_PMUREG(0x1154) macro