Searched refs:IRQ (Results 1 – 25 of 60) sorted by relevance
123
| /arch/sh/boards/mach-microdev/ |
| D | irq.c | 44 # error Inconsistancy in defining the IRQ# for Keyboard!
48 # error Inconsistancy in defining the IRQ# for Ethernet!
52 # error Inconsistancy in defining the IRQ# for USB!
56 # error Inconsistancy in defining the IRQ# for PS/2 Mouse!
60 # error Inconsistancy in defining the IRQ# for secondary IDE!
64 # error Inconsistancy in defining the IRQ# for primary IDE!
|
| /arch/mn10300/include/asm/ |
| D | irq.h | 38 #define irq_canonicalize(IRQ) (IRQ) argument
|
| /arch/blackfin/mach-bf548/ |
| D | Kconfig | 189 int "IRQ MXVR Data"
294 int "IRQ Handshake DMA Status"
297 int "IRQ PIXC IN0"
300 int "IRQ PIXC IN1"
303 int "IRQ PIXC OUT"
306 int "IRQ SDH"
309 int "IRQ CNT"
312 int "IRQ KEY"
315 int "IRQ CAN1 RX"
327 int "IRQ USB INT0"
[all …]
|
| /arch/arm/mach-ixp4xx/include/mach/ |
| D | entry-macro.S | 19 beq 1001f @ upper IRQ?
23 b 1002f @ lower IRQ being
|
| /arch/arc/kernel/ |
| D | entry.S | 150 ;##################### Scratch Mem for IRQ stack switching #############
200 ; if L2 IRQ interrupted a L1 ISR, disable preemption
204 bbit0 r9, STATUS_A1_BIT, 1f ; L1 not active when L2 IRQ, so normal
604 ; interim IRQ).
625 ; Normal Trap/IRQ entry only saves Scratch (caller-saved) regs
674 ; preempt_schedule_irq() always returns with IRQ disabled
681 ; Restore the saved sys context (common exit-path for EXCPN/IRQ/Trap)
682 ; IRQ shd definitely not happen between now and rtie
693 ; However with 2 levels of IRQ this can also happen even if
702 ; use the same priorty as rtie: EXCPN, L2 IRQ, L1 IRQ, None
[all …]
|
| /arch/h8300/ |
| D | Kconfig.ide | 21 int "IDE IRQ no"
25 IDE use IRQ no
|
| /arch/avr32/mach-at32ap/ |
| D | at32ap700x.c | 48 #define IRQ(num) \ macro
615 IRQ(2),
629 IRQ(20),
638 IRQ(21),
655 IRQ(19),
764 IRQ(22),
776 IRQ(23),
792 IRQ(13),
799 IRQ(14),
806 IRQ(15),
[all …]
|
| /arch/sh/cchips/ |
| D | Kconfig | 29 int "HD64461 IRQ"
33 The default setting of the HD64461 IRQ is 36.
|
| /arch/arm/mach-bcm/ |
| D | bcm_kona_smc_asm.S | 24 mov r5, #3 @ Keep IRQ and FIQ off in SM
|
| /arch/powerpc/boot/dts/ |
| D | p1023rds.dts | 145 /* IRQ[0:3] are pulled up on board, set to active-low */
170 * IRQ[4:6] only for PCIe, set to active-high,
171 * IRQ[7] is pulled up on board, set to active-low
197 * IRQ[8:10] are pulled up on board, set to active-low
198 * IRQ[11] only for PCIe, set to active-high,
|
| D | media5200.dts | 135 interrupts = <0 0 3 // IRQ bank 0
136 1 1 3>; // IRQ bank 1
|
| D | a4m072.dts | 85 interrupts = <1 2 0>; /* IRQ 2 active low */
|
| /arch/arm/mach-mmp/include/mach/ |
| D | entry-macro.S | 19 addeq \base, \base, #0x104 @ PJ4 IRQ SEL register
|
| /arch/m68k/q40/ |
| D | README | 12 It seems IRQ unmasking can't be safely done on a Q40. IRQ probing
69 Make sure to configure the parallel port as SPP and remove IRQ/DMA jumpers
88 The main interrupt register IIRQ_REG will indicate whether an IRQ was internal
116 that there is no way to find out which IRQ caused a request, [EI]IRQ_REG
117 displays current state of the various IRQ lines.
|
| /arch/cris/include/arch-v32/arch/ |
| D | irq.h | 56 #define IRQ_NAME(nr) IRQ_NAME2(IRQ##nr)
|
| /arch/arm64/boot/dts/ |
| D | apm-storm.dtsi | 88 interrupts = <1 9 0xf04>; /* GIC Maintenence IRQ */
93 interrupts = <1 0 0xff01>, /* Secure Phys IRQ */
94 <1 13 0xff01>, /* Non-secure Phys IRQ */
95 <1 14 0xff01>, /* Virt IRQ */
96 <1 15 0xff01>; /* Hyp IRQ */
|
| /arch/parisc/ |
| D | Kconfig.debug | 22 Say Y here if you want to check the overflows of kernel, IRQ
|
| /arch/frv/kernel/ |
| D | irq.c | 152 #error dont know external IRQ trigger levels for this setup in init_IRQ()
|
| /arch/arm/include/asm/hardware/ |
| D | entry-macro-iomd.S | 37 2406: ldrneb \irqnr, [\tmp, \irqstat] @ get IRQ number
|
| /arch/cris/include/arch-v10/arch/ |
| D | irq.h | 108 #define IRQ_NAME(nr) IRQ_NAME2(IRQ##nr)
|
| /arch/arm/boot/dts/ |
| D | omap4-var-som.dts | 36 /* SPI = 0, IRQ# = 7, 4 = active high level-sensitive */
|
| D | omap4-panda-common.dtsi | 168 /* SPI = 0, IRQ# = 7, 4 = active high level-sensitive */
176 /* SPI = 0, IRQ# = 119, 4 = active high level-sensitive */
|
| /arch/metag/ |
| D | Kconfig.debug | 24 will also use IRQ stacks to compensate for the reduced stackspace.
|
| /arch/arm/mach-w90x900/ |
| D | cpu.c | 46 IODESC_ENT(IRQ),
|
| /arch/arm/mach-s3c24xx/ |
| D | common.c | 164 IODESC_ENT(IRQ),
|
123