Home
last modified time | relevance | path

Searched refs:IRQ_DMA5 (Results 1 – 4 of 4) sorted by relevance

/arch/arm/mach-sa1100/include/mach/
Dirqs.h36 #define IRQ_DMA5 25 /* DMA controller channel 5 */ macro
/arch/arm/mach-sa1100/
Dgeneric.c328 DEFINE_RES_IRQ(IRQ_DMA5),
/arch/blackfin/mach-bf527/include/mach/
DdefBF522.h614 #define IRQ_DMA5 0x00000080 /* DMA Channel 5 (SPORT1 RX) Interrupt */
/arch/blackfin/mach-bf518/include/mach/
DdefBF512.h613 #define IRQ_DMA5 0x00000080 /* DMA Channel 5 (SPORT1 RX) Interrupt */