Home
last modified time | relevance | path

Searched refs:omap2_prm_write_mod_reg (Results 1 – 5 of 5) sorted by relevance

/arch/arm/mach-omap2/
Dpm24xx.c88 omap2_prm_write_mod_reg(0xffffffff, CORE_MOD, PM_WKST1); in omap2_enter_full_retention()
89 omap2_prm_write_mod_reg(0xffffffff, CORE_MOD, OMAP24XX_PM_WKST2); in omap2_enter_full_retention()
90 omap2_prm_write_mod_reg(0xffffffff, WKUP_MOD, PM_WKST); in omap2_enter_full_retention()
117 omap2_prm_write_mod_reg(0xffffffff, CORE_MOD, PM_WKST1); in omap2_enter_full_retention()
118 omap2_prm_write_mod_reg(0xffffffff, CORE_MOD, OMAP24XX_PM_WKST2); in omap2_enter_full_retention()
126 omap2_prm_write_mod_reg(0x01, OCP_MOD, in omap2_enter_full_retention()
129 omap2_prm_write_mod_reg(0x20, OCP_MOD, in omap2_enter_full_retention()
133 omap2_prm_write_mod_reg(0x0, OCP_MOD, OMAP2_PRCM_IRQSTATUS_MPU_OFFSET); in omap2_enter_full_retention()
171 omap2_prm_write_mod_reg(0xffffffff, CORE_MOD, PM_WKST1); in omap2_enter_mpu_retention()
172 omap2_prm_write_mod_reg(0xffffffff, CORE_MOD, OMAP24XX_PM_WKST2); in omap2_enter_mpu_retention()
[all …]
Dpm34xx.c171 omap2_prm_write_mod_reg(wkst, module, wkst_off); in prcm_clear_mod_irqs()
423 omap2_prm_write_mod_reg(OMAP3430_RST1_IVA2_MASK | in omap3_iva_idle()
437 omap2_prm_write_mod_reg(0, OMAP3430_IVA2_MOD, OMAP2_RM_RSTCTRL); in omap3_iva_idle()
443 omap2_prm_write_mod_reg(OMAP3430_RST1_IVA2_MASK | in omap3_iva_idle()
467 omap2_prm_write_mod_reg(OMAP3430_RM_RSTCTRL_CORE_MODEM_SW_RSTPWRON_MASK | in omap3_d2d_idle()
470 omap2_prm_write_mod_reg(0, CORE_MOD, OMAP2_RM_RSTCTRL); in omap3_d2d_idle()
494 omap2_prm_write_mod_reg(OMAP3430_EN_IO_MASK | OMAP3430_EN_GPIO1_MASK | in prcm_setup_regs()
498 omap2_prm_write_mod_reg(OMAP3430_GRPSEL_GPIO1_MASK | in prcm_setup_regs()
504 omap2_prm_write_mod_reg(OMAP3430_PM_WKEN_DSS_EN_DSS_MASK, in prcm_setup_regs()
508 omap2_prm_write_mod_reg(omap3630_en_uart4_mask | in prcm_setup_regs()
[all …]
Dprm3xxx.c104 omap2_prm_write_mod_reg(vp->tranxdone_status, in omap3_prm_vp_clear_txdone()
115 omap2_prm_write_mod_reg(val, OMAP3430_GR_MOD, offset); in omap3_prm_vcvp_write()
185 omap2_prm_write_mod_reg(0, OCP_MOD, OMAP3_PRM_IRQENABLE_MPU_OFFSET); in omap3xxx_prm_save_and_clear_irqen()
203 omap2_prm_write_mod_reg(saved_mask[0], OCP_MOD, in omap3xxx_prm_restore_irqen()
361 omap2_prm_write_mod_reg(0, pwrdm->prcm_offs, OMAP3430_PM_PREPWSTST); in omap3_pwrdm_clear_all_prev_pwrst()
Dprm2xxx_3xxx.h61 static inline void omap2_prm_write_mod_reg(u32 val, s16 module, u16 idx) in omap2_prm_write_mod_reg() function
75 omap2_prm_write_mod_reg(v, module, idx); in omap2_prm_rmw_mod_reg_bits()
Ddsp.c45 .dsp_prm_write = omap2_prm_write_mod_reg,