Home
last modified time | relevance | path

Searched refs:tsc (Results 1 – 20 of 20) sorted by relevance

/arch/x86/include/asm/
Dstackprotector.h61 u64 tsc; in boot_init_stack_canary() local
73 tsc = __native_read_tsc(); in boot_init_stack_canary()
74 canary += tsc + (tsc << 32UL); in boot_init_stack_canary()
/arch/c6x/kernel/
Dtime.c47 u64 tsc = get_cycles(); in sched_clock() local
49 return (tsc * sched_clock_multiplier) >> SCHED_CLOCK_SHIFT; in sched_clock()
/arch/x86/kernel/
Dtsc.c205 u64 tsc, t1, t2, delta; in pit_calibrate_tsc() local
221 tsc = t1 = t2 = get_cycles(); in pit_calibrate_tsc()
228 delta = t2 - tsc; in pit_calibrate_tsc()
229 tsc = t2; in pit_calibrate_tsc()
300 u64 tsc = 0, prev_tsc = 0; in pit_expect_msb() local
305 prev_tsc = tsc; in pit_expect_msb()
306 tsc = get_cycles(); in pit_expect_msb()
309 *tscp = tsc; in pit_expect_msb()
330 u64 tsc, delta; in quick_pit_calibrate() local
359 if (pit_expect_msb(0xff, &tsc, &d1)) { in quick_pit_calibrate()
[all …]
DMakefile34 obj-y += tsc.o io_delay.o rtc.o
/arch/x86/include/uapi/asm/
Dmce.h14 __u64 tsc; /* cpu time stamp counter */ member
/arch/x86/kernel/apic/
Dapic.c472 u64 tsc; in lapic_next_deadline() local
474 rdtscll(tsc); in lapic_next_deadline()
475 wrmsrl(MSR_IA32_TSC_DEADLINE, tsc + (((u64) delta) * TSC_DIVISOR)); in lapic_next_deadline()
604 unsigned long long tsc = 0; in lapic_cal_handler() local
609 rdtscll(tsc); in lapic_cal_handler()
614 lapic_cal_tsc1 = tsc; in lapic_cal_handler()
621 lapic_cal_tsc2 = tsc; in lapic_cal_handler()
1265 unsigned long long tsc = 0, ntsc; in setup_local_APIC() local
1269 rdtscll(tsc); in setup_local_APIC()
1365 max_loops = (cpu_khz << 10) - (ntsc - tsc); in setup_local_APIC()
/arch/s390/include/asm/
Detr.h220 unsigned int tsc : 1; /* Timing status change */ member
/arch/arm/boot/dts/
Dlpc32xx.dtsi274 tsc@40048000 {
275 compatible = "nxp,lpc3220-tsc";
Dimx25.dtsi240 tsc: tsc@50030000 { label
241 compatible = "fsl,imx25-adc", "fsl,imx21-tsc";
Dphy3250.dts174 tsc@40048000 {
Dmmp2-brownstone.dts39 maxim,tsc-irq = <0>;
Dprima2.dtsi296 tsc@b0110000 {
297 compatible = "sirf,prima2-tsc";
Datlas6.dtsi286 tsc@b0110000 {
287 compatible = "sirf,prima2-tsc";
Dmarco.dtsi352 tsc@cc110000 {
353 compatible = "sirf,marco-tsc";
/arch/x86/kernel/cpu/mcheck/
Dmce.c112 rdtscll(m->tsc); in mce_setup()
254 pr_emerg(HW_ERR "TSC %llx ", m->tsc); in print_mce()
598 m.tsc = 0; in machine_check_poll()
618 m.tsc = 0; in machine_check_poll()
1844 if (m->finished && m->tsc < cpu_tsc[m->cpu]) { in mce_chrdev_read()
/arch/x86/kvm/
Dsvm.c211 static u64 __scale_tsc(u64 ratio, u64 tsc);
951 static u64 __scale_tsc(u64 ratio, u64 tsc) in __scale_tsc() argument
958 _tsc = tsc; in __scale_tsc()
960 _tsc += (tsc >> 32) * frac; in __scale_tsc()
961 _tsc += ((tsc & ((1ULL << 32) - 1)) * frac) >> 32; in __scale_tsc()
966 static u64 svm_scale_tsc(struct kvm_vcpu *vcpu, u64 tsc) in svm_scale_tsc() argument
969 u64 _tsc = tsc; in svm_scale_tsc()
972 _tsc = __scale_tsc(svm->tsc_ratio, tsc); in svm_scale_tsc()
1052 u64 tsc; in svm_compute_tsc_offset() local
1054 tsc = svm_scale_tsc(vcpu, native_read_tsc()); in svm_compute_tsc_offset()
[all …]
Dx86.c1141 u64 tsc = pvclock_scale_delta(kernel_ns-vcpu->arch.this_tsc_nsec, in compute_guest_tsc() local
1144 tsc += vcpu->arch.this_tsc_write; in compute_guest_tsc()
1145 return tsc; in compute_guest_tsc()
1495 u64 tsc = compute_guest_tsc(v, kernel_ns); in kvm_guest_time_update() local
1496 if (tsc > tsc_timestamp) { in kvm_guest_time_update()
1497 adjust_tsc_offset_guest(v, tsc - tsc_timestamp); in kvm_guest_time_update()
1498 tsc_timestamp = tsc; in kvm_guest_time_update()
Demulate.c3125 u64 tsc = 0; in em_rdtsc() local
3127 ctxt->ops->get_msr(ctxt, MSR_IA32_TSC, &tsc); in em_rdtsc()
3128 *reg_write(ctxt, VCPU_REGS_RAX) = (u32)tsc; in em_rdtsc()
3129 *reg_write(ctxt, VCPU_REGS_RDX) = tsc >> 32; in em_rdtsc()
/arch/arm/mach-davinci/
Dtnetv107x.c150 define_pll_div_clk(sys, tsc, 7);
201 lpsc_clk(tsc, sys_tsc_clk, TSC);
/arch/s390/kernel/
Dtime.c1486 if (intparm->tsc || intparm->lac || intparm->tcpc) in stp_timing_alert()