Home
last modified time | relevance | path

Searched refs:w0 (Results 1 – 17 of 17) sorted by relevance

/arch/arm64/lib/
Dbitops.S29 and w3, w0, #63 // Get bit offset
30 eor w0, w0, w3 // Clear low bits
36 stxr w0, x2, [x1]
37 cbnz w0, 1b
44 and w3, w0, #63 // Get bit offset
45 eor w0, w0, w3 // Clear low bits
/arch/arm64/kernel/vdso/
Dgettimeofday.S91 cmp w0, #CLOCK_REALTIME
92 ccmp w0, #CLOCK_MONOTONIC, #0x4, ne
108 cmp w0, #CLOCK_MONOTONIC
119 cmp w0, #CLOCK_REALTIME_COARSE
120 ccmp w0, #CLOCK_MONOTONIC_COARSE, #0x4, ne
138 cmp w0, #CLOCK_MONOTONIC_COARSE
179 cmp w0, #CLOCK_REALTIME
180 ccmp w0, #CLOCK_MONOTONIC, #0x4, ne
186 cmp w0, #CLOCK_REALTIME_COARSE
187 ccmp w0, #CLOCK_MONOTONIC_COARSE, #0x4, ne
[all …]
/arch/m68k/lib/
Dmuldi3.c30 #define umul_ppmm(w1, w0, u, v) \ argument
51 (w0) = __ll_lowpart (__x1) * __ll_B + __ll_lowpart (__x0); \
56 #define umul_ppmm(w1, w0, u, v) \ argument
58 : "=d" ((USItype)(w0)), \
/arch/sparc/math-emu/
Dsfp-util_32.h27 #define umul_ppmm(w1, w0, u, v) \ argument
69 "=r" ((USItype)(w0)) \
/arch/arm64/crypto/
Dghash-ce-core.S45 sub w0, w0, #1
75 cbnz w0, 0b
Dsha2-ce-core.S97 sub w0, w0, #1
134 cbnz w0, 0b
Dsha1-ce-core.S91 sub w0, w0, #1
130 cbnz w0, 0b
/arch/microblaze/lib/
Dmuldi3.c13 #define umul_ppmm(w1, w0, u, v) \ argument
34 (w0) = __ll_lowpart(__x1) * __ll_B + __ll_lowpart(__x0);\
/arch/sh/math-emu/
Dsfp-util.h21 #define umul_ppmm(w1, w0, u, v) \ argument
23 : "=r" ((u32)(w1)), "=r" ((u32)(w0)) \
/arch/arm64/kernel/
Dentry.S44 mov w0, w0 // zero upper 32 bits of x0
317 add w0, w24, #1 // increment it
318 str w0, [tsk, #TI_PREEMPT]
520 ldr w0, [tsk, #TI_PREEMPT]
522 cmp w0, w23
670 cmp w0, #RET_SKIP_SYSCALL_TRACE // skip syscall and tracing?
672 cmp w0, #RET_SKIP_SYSCALL // skip syscall?
674 uxtw scno, w0 // syscall number (possibly new)
Dhead.S510 and w6, w6, w0
/arch/xtensa/kernel/
Dalign.S68 .macro __src_b r, w0, w1; src \r, \w0, \w1; .endm
83 .macro __src_b r, w0, w1; src \r, \w1, \w0; .endm
/arch/xtensa/lib/
Dmemcopy.S14 .macro src_b r, w0, w1
16 src \r, \w0, \w1
18 src \r, \w1, \w0
/arch/parisc/lib/
Dmemcpy.c81 #define MERGE(w0, sh_1, w1, sh_2) ({ \ argument
87 : "r"(w0), "r"(w1), "r"(sh_2) \
/arch/ia64/kernel/
Dptrace.c153 unsigned long w0, ri = ia64_psr(regs)->ri + 1; in ia64_increment_ip() local
159 get_user(w0, (char __user *) regs->cr_iip + 0); in ia64_increment_ip()
160 if (((w0 >> 1) & 0xf) == IA64_MLX_TEMPLATE) { in ia64_increment_ip()
176 unsigned long w0, ri = ia64_psr(regs)->ri - 1; in ia64_decrement_ip() local
181 get_user(w0, (char __user *) regs->cr_iip + 0); in ia64_decrement_ip()
182 if (((w0 >> 1) & 0xf) == IA64_MLX_TEMPLATE) { in ia64_decrement_ip()
/arch/powerpc/xmon/
Dxmon.c2754 unsigned long w0,w1,w2; in dump_tlb_44x() local
2755 asm volatile("tlbre %0,%1,0" : "=r" (w0) : "r" (i)); in dump_tlb_44x()
2758 printf("[%02x] %08x %08x %08x ", i, w0, w1, w2); in dump_tlb_44x()
2759 if (w0 & PPC44x_TLB_VALID) { in dump_tlb_44x()
2761 w0 & PPC44x_TLB_EPN_MASK, in dump_tlb_44x()
/arch/mips/include/asm/sn/
Dioc3.h184 u32 w0; /* first word (valid,bcnt,cksum) */ member