Home
last modified time | relevance | path

Searched refs:AR_CR (Results 1 – 7 of 7) sorted by relevance

/drivers/net/wireless/ath/ath9k/
Dwow.c55 REG_WRITE(ah, AR_CR, AR_CR_RXD); in ath9k_hw_set_powermode_wow_sleep()
57 if (!ath9k_hw_wait(ah, AR_CR, AR_CR_RXE, 0, AH_WAIT_TIMEOUT)) { in ath9k_hw_set_powermode_wow_sleep()
59 REG_READ(ah, AR_CR), REG_READ(ah, AR_DIAG_SW)); in ath9k_hw_set_powermode_wow_sleep()
Dmac.c709 REG_WRITE(ah, AR_CR, AR_CR_RXD); in ath9k_hw_stopdmarecv()
713 if ((REG_READ(ah, AR_CR) & AR_CR_RXE) == 0) in ath9k_hw_stopdmarecv()
733 REG_READ(ah, AR_CR), in ath9k_hw_stopdmarecv()
Dar9002_mac.c24 REG_WRITE(ah, AR_CR, AR_CR_RXE); in ar9002_hw_rx_enable()
Dar9003_mac.c23 REG_WRITE(hw, AR_CR, 0); in ar9003_hw_rx_enable()
Ddebug.c359 "AR_CR: 0x%x\n", REG_READ_D(ah, AR_CR)); in read_file_dma()
1523 ATH_SAMP_DBG(pcu_cr) = REG_READ_D(ah, AR_CR); in ath9k_debug_samp_bb_mac()
Dreg.h22 #define AR_CR 0x0008 macro
Dhw.c1478 (REG_READ(ah, AR_CR) & AR_CR_RXE)) in ath9k_hw_chip_reset()