Home
last modified time | relevance | path

Searched refs:AR_SREV_9300_20_OR_LATER (Results 1 – 11 of 11) sorted by relevance

/drivers/net/wireless/ath/ath9k/
Dwow.c62 if (!AR_SREV_9300_20_OR_LATER(ah)) in ath9k_hw_set_powermode_wow_sleep()
88 if (!(AR_SREV_9300_20_OR_LATER(ah))) in ath9k_wow_create_keep_alive_pattern()
96 if (AR_SREV_9300_20_OR_LATER(ah)) in ath9k_wow_create_keep_alive_pattern()
106 if (AR_SREV_9300_20_OR_LATER(ah)) in ath9k_wow_create_keep_alive_pattern()
262 if (!AR_SREV_9300_20_OR_LATER(ah)) { in ath9k_hw_wow_wakeup()
318 if (AR_SREV_9300_20_OR_LATER(ah)) { in ath9k_hw_wow_enable()
495 if (AR_SREV_9300_20_OR_LATER(ah)) in ath9k_hw_wow_enable()
520 if (AR_SREV_9300_20_OR_LATER(ah)) { in ath9k_hw_wow_enable()
Dreg.h23 #define AR_CR_RXE (AR_SREV_9300_20_OR_LATER(ah) ? 0x0000000c : 0x00000004)
344 #define AR_ISR_S2_S (AR_SREV_9300_20_OR_LATER(ah) ? 0x00d0 : 0x00cc)
345 #define AR_ISR_S3_S (AR_SREV_9300_20_OR_LATER(ah) ? 0x00d4 : 0x00d0)
346 #define AR_ISR_S4_S (AR_SREV_9300_20_OR_LATER(ah) ? 0x00d8 : 0x00d4)
347 #define AR_ISR_S5_S (AR_SREV_9300_20_OR_LATER(ah) ? 0x00dc : 0x00d8)
875 #define AR_SREV_9300_20_OR_LATER(_ah) \ macro
1083 (AR_SREV_9300_20_OR_LATER(ah) ? 0x4050 : 0x404c))
1106 (AR_SREV_9300_20_OR_LATER(ah) ? 0x4058 : 0x4050))
1111 (AR_SREV_9300_20_OR_LATER(ah) ? 0x405c : 0x4054))
1130 (AR_SREV_9300_20_OR_LATER(ah) ? 0x4060 : 0x4058))
[all …]
Dhw.c403 if (!AR_SREV_9300_20_OR_LATER(ah)) { in ath9k_hw_chip_test()
538 if (!AR_SREV_9300_20_OR_LATER(ah)) { in ath9k_hw_post_init()
560 if (!AR_SREV_9300_20_OR_LATER(ah)) in ath9k_hw_attach_ops()
661 if (AR_SREV_9280_20_OR_LATER(ah) && !AR_SREV_9300_20_OR_LATER(ah)) in __ath9k_hw_init()
663 if (!AR_SREV_9300_20_OR_LATER(ah)) in __ath9k_hw_init()
953 if (AR_SREV_9300_20_OR_LATER(ah)) { in ath9k_hw_init_interrupt_masks()
986 if (AR_SREV_9300_20_OR_LATER(ah)) { in ath9k_hw_init_interrupt_masks()
1182 if (!AR_SREV_9300_20_OR_LATER(ah)) in ath9k_hw_set_dma()
1197 if (!AR_SREV_9300_20_OR_LATER(ah)) in ath9k_hw_set_dma()
1212 if (AR_SREV_9300_20_OR_LATER(ah)) { in ath9k_hw_set_dma()
[all …]
Dbtcoex.c72 if (AR_SREV_9300_20_OR_LATER(ah)) in ath9k_hw_init_btcoex_hw()
112 if (AR_SREV_9300_20_OR_LATER(ah)) { in ath9k_hw_btcoex_init_scheme()
228 if (!AR_SREV_9300_20_OR_LATER(ah)) { in ath9k_hw_btcoex_set_weight()
279 if (AR_SREV_9300_20_OR_LATER(ah)) { in ath9k_hw_btcoex_enable_3wire()
365 if (AR_SREV_9300_20_OR_LATER(ah)) { in ath9k_hw_btcoex_disable()
383 if (AR_SREV_9300_20_OR_LATER(ah)) { in ath9k_hw_btcoex_bt_stomp()
Dani.c241 if (!AR_SREV_9300_20_OR_LATER(ah) || AR_SREV_9485(ah) || AR_SREV_9565(ah)) in ath9k_hw_set_cck_nil()
311 if (AR_SREV_9300_20_OR_LATER(ah)) in ath9k_ani_reset()
511 ani->mrcCCK = AR_SREV_9300_20_OR_LATER(ah) ? true : false; in ath9k_hw_ani_init()
Dmac.c472 if (AR_SREV_9300_20_OR_LATER(ah) && in ath9k_hw_resettxqueue()
516 if (AR_SREV_9300_20_OR_LATER(ah)) in ath9k_hw_resettxqueue()
716 if (!AR_SREV_9300_20_OR_LATER(ah)) { in ath9k_hw_stopdmarecv()
879 if (AR_SREV_9300_20_OR_LATER(ah)) { in ath9k_hw_set_interrupts()
Deeprom.c570 if (AR_SREV_9300_20_OR_LATER(ah)) in ath9k_hw_eeprom_init()
Dinit.c275 else if (AR_SREV_9300_20_OR_LATER(ah)) in setup_ht_cap()
Dar9003_calib.c320 if (AR_SREV_9300_20_OR_LATER(ah)) { in ar9003_hw_init_cal_settings()
Dmain.c1934 if (AR_SREV_9300_20_OR_LATER(ah)) in validate_antenna_mask()
Ddebug.c1353 max_reg_offset = AR_SREV_9300_20_OR_LATER(sc->sc_ah) ? 0x16bd4 : 0xb500; in open_file_regdump()