Home
last modified time | relevance | path

Searched refs:GEN7_UCGCTL4 (Results 1 – 2 of 2) sorted by relevance

/drivers/gpu/drm/i915/
Di915_reg.h4296 #define GEN7_UCGCTL4 0x940c macro
Dintel_pm.c4002 I915_WRITE(GEN7_UCGCTL4, GEN7_L3BANK2X_CLOCK_GATE_DISABLE); in valleyview_init_clock_gating()