Home
last modified time | relevance | path

Searched refs:NV04_PFIFO_CACHE1_DMA_STATE (Results 1 – 6 of 6) sorted by relevance

/drivers/gpu/drm/nouveau/core/engine/fifo/
Dnv04.h107 #define NV04_PFIFO_CACHE1_DMA_STATE 0x00003228 macro
Dnv10.c45 { 32, 0, 0x10, 0, NV04_PFIFO_CACHE1_DMA_STATE },
Dnv17.c45 { 32, 0, 0x10, 0, NV04_PFIFO_CACHE1_DMA_STATE },
Dnv40.c45 { 32, 0, 0x14, 0, NV04_PFIFO_CACHE1_DMA_STATE },
Dnv04.c48 { 32, 0, 0x0c, 0, NV04_PFIFO_CACHE1_DMA_STATE },
/drivers/gpu/drm/nouveau/
Dnouveau_reg.h541 #define NV04_PFIFO_CACHE1_DMA_STATE 0x00003228 macro