| /drivers/watchdog/ |
| D | ar7_wdt.c | 60 #define WRITE_REG(x, v) writel((v), (void __iomem *)&(x)) macro
89 WRITE_REG(ar7_wdt->kick_lock, 0x5555); in ar7_wdt_kick()
91 WRITE_REG(ar7_wdt->kick_lock, 0xaaaa); in ar7_wdt_kick()
93 WRITE_REG(ar7_wdt->kick, value); in ar7_wdt_kick()
102 WRITE_REG(ar7_wdt->prescale_lock, 0x5a5a); in ar7_wdt_prescale()
104 WRITE_REG(ar7_wdt->prescale_lock, 0xa5a5); in ar7_wdt_prescale()
106 WRITE_REG(ar7_wdt->prescale, value); in ar7_wdt_prescale()
115 WRITE_REG(ar7_wdt->change_lock, 0x6666); in ar7_wdt_change()
117 WRITE_REG(ar7_wdt->change_lock, 0xbbbb); in ar7_wdt_change()
119 WRITE_REG(ar7_wdt->change, value); in ar7_wdt_change()
[all …]
|
| /drivers/net/ethernet/tehuti/ |
| D | tehuti.c | 136 do { WRITE_REG(priv, regIMR, IR_RUN); } while (0)
138 do { WRITE_REG(priv, regIMR, 0); } while (0)
175 WRITE_REG(priv, reg_CFG0, (u32) ((f->da & TX_RX_CFG0_BASE) | fsz_type)); in bdx_fifo_init()
176 WRITE_REG(priv, reg_CFG1, H32_64(f->da)); in bdx_fifo_init()
347 WRITE_REG(priv, regINIT_SEMAPHORE, 1); in bdx_fw_load()
375 WRITE_REG(priv, regUNC_MAC2_A, val); in bdx_restore_mac()
377 WRITE_REG(priv, regUNC_MAC1_A, val); in bdx_restore_mac()
379 WRITE_REG(priv, regUNC_MAC0_A, val); in bdx_restore_mac()
400 WRITE_REG(priv, regFRM_LENGTH, 0X3FE0); in bdx_hw_start()
401 WRITE_REG(priv, regPAUSE_QUANT, 0x96); in bdx_hw_start()
[all …]
|
| D | tehuti.h | 99 #define WRITE_REG(pp, reg, val) writel(val, pp->pBdxRegs + reg) macro
|
| /drivers/parisc/ |
| D | sba_iommu.c | 136 #define WRITE_REG(value, addr) WRITE_REG64(value, addr) macro
139 #define WRITE_REG(value, addr) WRITE_REG32(value, addr) macro
665 WRITE_REG( SBA_IOVA(ioc, iovp, 0, 0), ioc->ioc_hpa+IOC_PCOM); in sba_mark_invalid()
1306 WRITE_REG(virt_to_phys(ioc->pdir_base), ioc->ioc_hpa + IOC_PDIR_BASE); in sba_ioc_init_pluto()
1319 WRITE_REG(ioc->imask, ioc->ioc_hpa + IOC_IMASK); in sba_ioc_init_pluto()
1340 WRITE_REG(tcnfg, ioc->ioc_hpa + IOC_TCNFG); in sba_ioc_init_pluto()
1346 WRITE_REG(ioc->ibase | 1, ioc->ioc_hpa + IOC_IBASE); in sba_ioc_init_pluto()
1352 WRITE_REG(ioc->ibase | 31, ioc->ioc_hpa + IOC_PCOM); in sba_ioc_init_pluto()
1468 WRITE_REG(ioc->ibase | 1, ioc->ioc_hpa+IOC_IBASE); in sba_ioc_init()
1469 WRITE_REG(ioc->imask, ioc->ioc_hpa+IOC_IMASK); in sba_ioc_init()
[all …]
|
| D | lba_pci.c | 848 WRITE_REG##size(val, astro_iop_base + addr); \
906 WRITE_REG##size(val, where); \
|
| /drivers/ide/ |
| D | opti621.c | 24 #define WRITE_REG 1 /* index of Write cycle timing register */ macro
117 write_reg(tim, WRITE_REG); in opti621_set_pio_mode()
|
| /drivers/ata/ |
| D | pata_opti.c | 40 WRITE_REG = 1, /* index of Write cycle timing register */ enumerator
144 opti_write_reg(ap, data_rec_timing[clock][pio], WRITE_REG); in opti_set_piomode()
|
| D | pata_optidma.c | 39 WRITE_REG = 1, /* index of Write cycle timing register */ enumerator
170 iowrite8(data_rec_timing[pci_clock][pio], regio + WRITE_REG); in optidma_mode_setup()
173 iowrite8(dma_data_rec_timing[pci_clock][dma], regio + WRITE_REG); in optidma_mode_setup()
|
| /drivers/staging/rts5139/ |
| D | ms.h | 55 #define WRITE_REG 0x0B macro
|
| D | ms.c | 399 ms_write_bytes(chip, WRITE_REG, write_count, NO_WAIT_INT, in ms_set_cmd()
773 ms_write_bytes(chip, WRITE_REG, 1, NO_WAIT_INT, data, 2); in ms_switch_parallel_bus()
793 ms_write_bytes(chip, WRITE_REG, 1, NO_WAIT_INT, data, 2); in ms_switch_8bit_bus()
1731 ms_write_bytes(chip, WRITE_REG, 6, NO_WAIT_INT, data, 6);
1840 ms_write_bytes(chip, WRITE_REG, (6 + MS_EXTRA_SIZE),
1892 ms_write_bytes(chip, WRITE_REG, 7, NO_WAIT_INT,
2185 ms_transfer_tpc(chip, MS_TM_WRITE_BYTES, WRITE_REG, 1,
3384 ms_write_bytes(chip, WRITE_REG, 6, NO_WAIT_INT, data, 6);
3566 ms_write_bytes(chip, WRITE_REG, 7, NO_WAIT_INT, data, 8);
3623 ms_write_bytes(chip, WRITE_REG, 6 + MS_EXTRA_SIZE,
|
| /drivers/staging/rtl8712/ |
| D | rtl871x_mp_ioctl.h | 360 GEN_MP_IOCTL_SUBCODE(WRITE_REG),
|