Home
last modified time | relevance | path

Searched refs:_FDI_RXA_CTL (Results 1 – 4 of 4) sorted by relevance

/drivers/gpu/drm/i915/
Dintel_ddi.c185 I915_WRITE(_FDI_RXA_CTL, rx_ctl_val); in hsw_fdi_link_train()
186 POSTING_READ(_FDI_RXA_CTL); in hsw_fdi_link_train()
191 I915_WRITE(_FDI_RXA_CTL, rx_ctl_val); in hsw_fdi_link_train()
223 I915_WRITE(_FDI_RXA_CTL, rx_ctl_val); in hsw_fdi_link_train()
224 POSTING_READ(_FDI_RXA_CTL); in hsw_fdi_link_train()
267 I915_WRITE(_FDI_RXA_CTL, rx_ctl_val); in hsw_fdi_link_train()
268 POSTING_READ(_FDI_RXA_CTL); in hsw_fdi_link_train()
1448 val = I915_READ(_FDI_RXA_CTL); in intel_ddi_fdi_disable()
1450 I915_WRITE(_FDI_RXA_CTL, val); in intel_ddi_fdi_disable()
1457 val = I915_READ(_FDI_RXA_CTL); in intel_ddi_fdi_disable()
[all …]
Di915_ums.c145 dev_priv->regfile.saveFDI_RXA_CTL = I915_READ(_FDI_RXA_CTL); in i915_save_display_reg()
375 I915_WRITE(_FDI_RXA_CTL, dev_priv->regfile.saveFDI_RXA_CTL); in i915_restore_display_reg()
Dintel_crt.c807 dev_priv->fdi_rx_config = I915_READ(_FDI_RXA_CTL) & fdi_config; in intel_crt_init()
Di915_reg.h4035 #define _FDI_RXA_CTL 0xf000c macro
4037 #define FDI_RX_CTL(pipe) _PIPE(pipe, _FDI_RXA_CTL, _FDI_RXB_CTL)