Home
last modified time | relevance | path

Searched refs:_MASKED_BIT_ENABLE (Results 1 – 6 of 6) sorted by relevance

/drivers/gpu/drm/i915/
Dintel_pm.c3584 _MASKED_BIT_ENABLE(CM0_PIPELINED_RENDER_FLUSH_DISABLE)); in ironlake_init_clock_gating()
3651 _MASKED_BIT_ENABLE(_3D_CHICKEN_HIZ_PLANE_DISABLE_MSAA_4X_SNB)); in gen6_init_clock_gating()
3656 _MASKED_BIT_ENABLE(GEN6_TD_FOUR_ROW_DISPATCH_DISABLE)); in gen6_init_clock_gating()
3726 I915_WRITE(GEN6_GT_MODE, _MASKED_BIT_ENABLE(GEN6_GT_MODE_HI)); in gen6_init_clock_gating()
3803 _MASKED_BIT_ENABLE(PIXEL_SUBSPAN_COLLECT_OPT_DISABLE)); in haswell_init_clock_gating()
3838 _MASKED_BIT_ENABLE(_3D_CHICKEN_SF_DISABLE_OBJEND_CULL)); in ivybridge_init_clock_gating()
3848 _MASKED_BIT_ENABLE(GEN7_PSD_SINGLE_PORT_DISPATCH_ENABLE)); in ivybridge_init_clock_gating()
3851 _MASKED_BIT_ENABLE(GEN7_PSD_SINGLE_PORT_DISPATCH_ENABLE)); in ivybridge_init_clock_gating()
3864 _MASKED_BIT_ENABLE(DOP_CLOCK_GATING_DISABLE)); in ivybridge_init_clock_gating()
3867 _MASKED_BIT_ENABLE(DOP_CLOCK_GATING_DISABLE)); in ivybridge_init_clock_gating()
[all …]
Dintel_ringbuffer.c513 I915_WRITE(MI_MODE, _MASKED_BIT_ENABLE(VS_TIMER_DISPATCH)); in init_render_ring()
520 I915_WRITE(MI_MODE, _MASKED_BIT_ENABLE(ASYNC_FLIP_PERF_DISABLE)); in init_render_ring()
525 _MASKED_BIT_ENABLE(GFX_TLB_INVALIDATE_ALWAYS)); in init_render_ring()
530 _MASKED_BIT_ENABLE(GFX_REPLAY_MODE)); in init_render_ring()
556 I915_WRITE(INSTPM, _MASKED_BIT_ENABLE(INSTPM_FORCE_ORDERING)); in init_render_ring()
1527 _MASKED_BIT_ENABLE(GEN6_BSD_SLEEP_MSG_DISABLE)); in gen6_bsd_ring_write_tail()
Di915_gem_gtt.c118 I915_WRITE(GFX_MODE, _MASKED_BIT_ENABLE(GFX_PPGTT_ENABLE)); in gen6_ppgtt_enable()
139 _MASKED_BIT_ENABLE(GFX_PPGTT_ENABLE)); in gen6_ppgtt_enable()
Di915_gem.c3932 I915_WRITE(ARB_MODE, _MASKED_BIT_ENABLE(ARB_MODE_SWIZZLE_SNB)); in i915_gem_init_swizzling()
3934 I915_WRITE(ARB_MODE, _MASKED_BIT_ENABLE(ARB_MODE_SWIZZLE_IVB)); in i915_gem_init_swizzling()
4175 _MASKED_BIT_ENABLE(MI_ARB_C3_LP_WRITE_ENABLE)); in i915_gem_load()
Di915_reg.h33 #define _MASKED_BIT_ENABLE(a) (((a) << 16) | (a)) macro
Di915_irq.c1880 I915_WRITE(INSTPM, _MASKED_BIT_ENABLE(INSTPM_AGPBUSY_DIS)); in i915_disable_vblank()