Home
last modified time | relevance | path

Searched refs:__Value (Results 1 – 4 of 4) sorted by relevance

/drivers/staging/rtl8192e/
Drtllib_endianfree.h87 #define SET_BITS_TO_LE_4BYTE(__pStart, __BitOffset, __BitLen, __Value) \ argument
92 ((((u32)__Value) & BIT_LEN_MASK_32(__BitLen)) << (__BitOffset)) \
119 #define SET_BITS_TO_LE_2BYTE(__pStart, __BitOffset, __BitLen, __Value) \ argument
123 | ((((u16)__Value) & BIT_LEN_MASK_16(__BitLen)) << \
150 #define SET_BITS_TO_LE_1BYTE(__pStart, __BitOffset, __BitLen, __Value) \ argument
153 | ((((u8)__Value) & BIT_LEN_MASK_8(__BitLen)) << \
157 #define N_BYTE_ALIGMENT(__Value, __Aligment) \ argument
158 ((__Aligment == 1) ? (__Value) : (((__Value + __Aligment - 1) / \
Drtl819x_Qos.h382 #define SET_QBSS_LOAD_STA_COUNT(__pStart, __Value) \ argument
383 WriteEF2Byte(__pStart, __Value)
386 #define SET_QBSS_LOAD_CHNL_UTILIZATION(__pStart, __Value) \ argument
387 WriteEF1Byte((u8 *)(__pStart) + 2, __Value)
390 #define SET_QBSS_LOAD_AVAILABLE_CAPACITY(__pStart, __Value) \ argument
391 WriteEF2Byte((u8 *)(__pStart) + 3, __Value)
/drivers/staging/rtl8192u/ieee80211/
DEndianFree.h123 #define SET_BITS_TO_LE_4BYTE(__pStart, __BitOffset, __BitLen, __Value) \ argument
128 ( (((u32)__Value) & BIT_LEN_MASK_32(__BitLen)) << (__BitOffset) ) \
155 #define SET_BITS_TO_LE_2BYTE(__pStart, __BitOffset, __BitLen, __Value) \ argument
160 ( (((u16)__Value) & BIT_LEN_MASK_16(__BitLen)) << (__BitOffset) ) \
186 #define SET_BITS_TO_LE_1BYTE(__pStart, __BitOffset, __BitLen, __Value) \ argument
191 ( (((u8)__Value) & BIT_LEN_MASK_8(__BitLen)) << (__BitOffset) ) \
/drivers/net/wireless/rtlwifi/rtl8723ae/
Dtrx.h212 #define SET_TX_DESC_HWSEQ_SEL_8723(__pTxDesc, __Value) \ argument
213 SET_BITS_TO_LE_4BYTE(__pTxDesc+16, 6, 2, __Value)